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Abstract 
In this dissertation, the performance of junctionless transistors (JLTs) as possible candidates for the 
continuation of Moore’s law was investigated experimentally based on an in-depth study of their elec-
trical characteristics. Current-voltage I-V and capacitance-voltage C-V were analyzed in a wide range 
of temperatures (from 80 K to 350 K) in correlation with device operation mechanism. Low-
frequency noise was also studied and compared to that of inversion-mode transistors. This study re-
quired new parameter extraction methods to be defined for JLTs. Their validity was confirmed by 2-
dimensional (2D) simulation results. They will be detailed in this dissertation. 
 
In order to characterize devices performance, or to feed transistors models with relevant parameters 
about effective dimensions, doping level or electron transport properties after full device processing, it 
is mandatory to be able to extract a number of parameters from device electrical characterization. 
Junctionless Transistors (JLT) fabricated on (100) silicon on insulator (SOI) wafer with 145 nm thick 
BOX and ≈ λ nm silicon thickness were considered here. These field-effect devices, which are ex-
ploiting conduction in a semiconducting thin layer which features the same type from source to drain, 
are operating differently from inversion mode transistors. Indeed, when gate voltage Vg varies, they 
are progressively switching from full depletion (OFF state) to bulk conduction (for |Vg| > |Vth|, Vth 
being the threshold voltage) and surface accumulation (for |Vg| > |Vfb|, Vfb being the flat-band voltage), 
while inversion mode transistors are switching directly from depletion to inversion. Due to this essen-
tial difference in operation, it was necessary to reassess the parameter extraction methodologies. It 
was found that some extraction methods could still be used with some adaptations, while others need-
ed to be revised more deeply. Revised methods were developed to extract such parameters as thresh-
old voltage, flat-band voltage, drain induced barrier lowering (DIBL), low field mobility and channel 
doping level. The so extracted parameters were shown to reveal the specific features of JLT operation 
compared to that of conventional inversion-mode transistors. 
   In addition, the electrical behavior of tri-gate JLTs depending on top-effective width (Wtop_eff) was 
investigated, experimentally. With decreasing Wtop_eff, the amount of bulk neutral channel is relatively 
getting smaller than that of surface accumulation channel, whereas the channel sidewall gate effect 
was reinforced. These cause the shrinkage of the shoulder shape on the gate-to-channel capacitance 
characteristics (Cgc-Vg), resulting in a noticeable change in the effective mobility (ȝeff) behavior from 
that in wide JLT devices, an increase of the threshold voltage (Vth), while the flat-band voltage (Vfb) 
doesn’t change. βD numerical simulation results, well consistent to the experimental results, con-
firmed the significant sidewall gate effect in the tri-gate JLT devices with a narrow structure. 
 The electrical performance of JLTs with planar structures was investigated under low-temperature and 
compared to that of the traditional inversion-mode (IM) transistors. The low-field mobility (μ0) of JLT 
devices was found to be limited by phonon and neutral defects scattering mechanisms for long gate 
lengths, whereas scattering by charged and neutral defects mostly dominated for short gate lengths, 
likely due to the defects induced by the source/drain (S/D) implantation which had been added in the 
process for series resistance considerations. Moreover, the temperature dependence of flat-band volt-
age (Vfb), threshold voltage (Vth) and subthreshold swing (S) of JLT devices was also discussed. 
 
Low-frequency (LF) noise characteristics of wide planar JLTs were investigated. Interestingly, we 
found that carrier number fluctuation is the main contributor to LF noise of the JLT devices under 
study, even though their bulk conduction features were clearly proved by the extracted flat-band volt-
age (Vfb). This is explained by the fact that free electrons in depletion, originating from the bulk neu-
tral channel or source/drain regions, can interact with slow traps in the gate oxide, giving rise in return 
to fluctuations of the charge density in the bulk neutral channel. Similar values of trap density (Nt) 
were extracted in JLT devices and IM transistors, which also supports our conclusion that the LF noise 
of JLTs is well explained by the carrier number fluctuation model. 
 
A new method for the extraction of flat-band voltage (Vfb) and channel doping concentration (Nd) in 
Tri-gate JLTs is presented. The new method, based on the relationship between the top-effective width 
(Wtop_eff) in accumulation and the effective width (W'eff) in partial depletion, enables the extraction of 
Vfb and Nd of JLT devices (here as ≈ 0.61 V and ≈ 6.4×1018 cm-3, respectively). The validity of the 
new method is also proved by 2D numerical simulations. Furthermore, it is emphasized that the side-
wall accumulation current (Id_side) behavior of Tri-gate JLT devices is found to decrease dramatically 
near Vfb, allowing an estimation of the Vfb position of JLT devices. 
   Furthermore, another new and simple method for the extraction of electrical parameters in JLTs 
was presented. The bulk channel mobility (ȝbulk) and flat-band voltage (Vfb) were successfully extract-
ed from the new method, based on a linear dependence between the inverse of transconductance 
squared (1/gm
2
) vs gate voltage in the partially depleted operation regime (Vth < Vg < Vfb). The validity 
of the new method is also proved by 2D numerical simulation and a newly defined εaserjian’s-like 
function for gm of JLT devices. 
 
Keywords: Junctionless transistors (JLTs), Parameter extraction method, Sidewall gate effects, Nu-
merical simulation, Scattering mechanisms, Low-frequency noise, New method for electrical parame-
ter extraction in JLTs 
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1. Current trend of CMOS technology and future roadmap 
1.1 CMOS scaling and challenges owing to short-channel effects 
The invention of first transistor at Bell laboratory (Shockley’s group) in 1947 was followed by the 
integrated-circuit (IC) era. The minimum critical feature size (physical gate length) of metal-oxide 
semiconductor field-effect transistors (MOSFET) has been successfully reduced by more than two 
orders of magnitude according to Moore’s law until now and International Technology Roadmap of 
Semiconductors 2012 (ITRS) recently foresaw that the minimum feature size will still decrease from 
22 nm in 2011 to around 6 nm in 2026 [1].  
 
However, when the MOSFET dimensions are decreasing, it is hard to keep long-channel behavior due 
to unwanted side effects [2]. As the channel length is reduced, the depletion widths of source and 
 
Figure 1. Scaling trend of high performance logic technologies with Year [1]. 
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drain junctions are becoming comparable in size to the channel length. This readily causes the punch-
through effect [3], where the electric-field (E-field) between drain and source allows electrons from 
the source region (in the case of N-type MOSFET) to flow directly to the drain regardless of any gate 
voltage value. To prevent this, a higher channel doping level is required to reduce the depletion width 
at the junctions between channel and source/drain (S/D). However, the increased channel doping also 
raises the threshold voltage (Vth). Therefore, in order to keep a reasonable Vth, it is necessary to use a 
thinner oxide. 
 
   Likewise, the device parameters are strongly interrelated. It is the reason why a scaling rule should 
be needed to optimize the device performance. The constant-field scaling, which means that the inter-
nal E-field is kept the same during scaling down, is shown in Table 1 [4]. However, unfortunately, the 
constant-field scaling might not give an optimal condition regarding the scaling down, due to other 
factors that are fundamentally not scalable. For instance, in the case of the scaling down of gate oxide 
thickness, tunneling and the quantum-mechanical effect are fundamental limitations which put a stop 
the ideal scaling rule. For this reason, other scaling rules have been followed to account for these limi-
tations, including constant-voltage scaling, quasi-constant-voltage scaling and generalized scaling. 
 
   Even with the best scaling rules, it is not always possible to optimize the scaled-down devices 
without deviation from long-channel behavior [2]. Deviations in scaling down arise as a result of 
 
Figure 2. Intel’s ββ nm bulk fully-depleted Tri-gate Transistor, 2011. 
 
Figure 3. Punch through effect in a short-channel MOS transistor [3]. 
. 
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short-channel effects (SCE), which are mainly due to the two-dimensional nature of potential distribu-
tion in short channel devices. Then, the gradual-channel approximation, which assumes that Ex in-
duced by gate voltage >> Ey induced by drain bias, is no longer valid. The short channel effects can be 
summarized as follows [1, 2]: 
(1) Drain current (ID) does not saturate with VD bias due to channel-length modulation effect, (2) 
drain-induced barrier lowering (DIBL) which lead to the reduced gate controllability in regard to the 
channel, (3) rolling-off of Vth as reducing channel length owing to charge sharing from S/D, (4) hot 
carrier generation (electron-hole pair creation) in the pinch-off region owing to increased longitudinal 
E-field in the short lengths. 
 
1.2 Various approaches for the continuation of Moore’s law 
Many improvements, in terms of including channel doping profile, gate stack, S/D design, mechanical 
strain engineering, 3-dimensional (3D) architectures with multi-gates, and alternate channel material, 
have been proposed to overcome such short-channel effects and enhance device performance [1, 2, 5]:  
(1) In the 90’s, retrograde channel doping profiles in the channel allowed punch-through and other 
SCE to be better controlled. It also reduced the junction capacitance and Vth sensitivity to substrate-
bias. 
 
 
Figure 4. (a) Retrograde channel doping profile gives a high-performance in a MOS transistor.
(b) The lattice mismatch between SiGe and Si can improve the mobility of MOS transistors [2]. 
   Table 1. Scaling rules for MOS transistors [4]. 
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(2) High-k gate dielectrics, such as Al2O3, HfO2, ZrO2, Y2O3, La2O3, Ta2O5 and TiO2, have been intro-
duced to overcome the fundamental problem of gate leakage current, since they can keep a thicker 
physical thickness for the same capacitance compared to silicon dioxide (SiO2) insulators.  
(3) Poly-silicon (Si) has been used as gate materials for a long time, thanks to its advantages, such as 
good compatibility with silicon processing, ability to bear high-temperature process and easy control 
of its work function by N-type or P-type doping. It has thus been used until gate resistance on one side, 
and the thin depleted region at the interface between poly-Si and gate oxide on the other side, could 
not be neglected. It is progressively replaced by silicides and metals such as TiN, TaN, W, Mo and 
NiSi.  
 
(4) A lightly doped drain (LDD) can effectively minimize hot-carrier generation by reducing the lat-
eral E-field and the development of the silicide contact technology gives very small contact resistance 
at self-aligned S/D to the gate. Moreover, Schottky-barrier contacts for S/D instead of p-n junction 
can also minimize the SCE owing to its very small junction depth close to almost zero.  
(5) Silicon on insulator (SOI) based devices have less difficulty in controlling SCE compared to pla-
nar bulk complementary MOS (CMOS) devices. A thin channel body the SOI substrate can success-
fully remove most problems regarding current leakage through the substrate and punch-through effect. 
It also allows the channel to be lightly doped, giving rise to higher speed. However, there are disad-
 
Figure 5. CMOS technology overview for the continuation of εoore’s law [5]. 
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vantages of SOI such as expensive wafer cost, the kink effect due to floating body effect and worse 
heat conduction. 
(6) 3D devices with multi-gate structures (double-, triple- or quadruple- gate devices) have evolved 
for the suppression of SCE, optimum gate control with minimized leakage and increase of current 
drive. A 3D device so called Fin-FET has been also developed not on SOI substrate but on bulk Si 
substrate. This can lead to lower wafer cost and better compatibility with conventional bulk planar 
CMOS devices.  
(7) Strain engineering can give the improvement of device mobility, since the Si crystal lattice con-
stant altered by external applied stress causes the changing of the band structure, the density of states 
and the effective mass of the carriers. For instance, embedded SiGe S/D produces a compressive 
stress in the channel due to its larger lattice constant than Si. This improves holes mobility in PMOS 
devices. SiC S/D structures can also lead to the electron mobility. (8) Finally, for further boost of de-
vice performance, III-V (for N-type) and Ge (for P-type) combination can be considered as forward-
looking solutions of future channel materials to be able to replace Si.  
 
   In addition, the bottom-up approaches, analogous to the way that biology so successfully works, 
has other possibilities for beyond Si era, since it might be a solution for diverse technical and funda-
mental challenges today’s top-down industry faced [9]. Materials for the bottom-up processing in-
clude semiconductor nanowires (NWs), carbon nanotube (CNTs) and graphene nanoribons [6-8]. Hy-
brid bottom-up/top-down technology with crossbar/CMOS structures also have a potential for next-
generation circuits, since it could take advantage of the ultra-high device density of cross-bar architec-
tures together with compatibility with CMOS circuitry [9]. For practical applications with these, col-
laboration between chemists, physicists and electrical and computer engineers should be needed. 
 
 
Figure 6. Schematic of Hybrid crossbar/CMOS circuits made of bottom-up based nanowires mate-
rials [9]. 
 
INTRODUCTION 
6 
2. Overview of junctionless transistors 
Junctionless transistors (JLTs, also called gated resistors [10] or junctionless accumulation transistors) 
are currently in the spotlight, owing to their promising advantages which are expected from their sim-
ple structures, without PN-junction at S/D regions [10-12]. Challenges as scaling down, related to the 
formation of ultra-shallow junction with high doping concentration gradient, in conventional transis-
tors might be overcome by JLTs, which have no junctions and no doping gradients. For fabrication of 
JLTs, very thin Si layer (typically around 10 nm or less than maximum depletion width for a doping 
concentration) should be needed to allow for full depletion of carriers in heavily doped channel so that 
the device can be tuned off with a small gate voltage. The heavily doped channel (normally more than 
5×10
18
 cm
−3
) close to typical S/D doping level in JLTs allow for not only quite simple device struc-
tures without junctions, but also enough current flow even around flat-band voltage (Vfb) when the 
device is turned on. 
 
For off-state in JLTs, the heavily doped channel is fully depleted by the work function difference be-
tween the gate metal and Si channel with additional applied gate bias, while the S/D junction in IM-
FET blocks any current flow when no inversion channel between S/D regions is created. As gate volt-
age (Vg) is increased, operation mode is evolving from full depletion (no conduction) to partial deple-
tion (bulk conduction in the neutral channel with gate controlled channel thickness). When Vg reaches 
Vfb, the depletion region vanishes completely and the neutral channel takes up the whole Si layer, 
where the electric field perpendicular to current flow is basically very close to zero (bulk conduction). 
This can give more robust performance than IM transistors in terms of relaxed requirement for gate 
insulator thickness, effective gate length variability and mobility degradation by transverse electric 
field. Moreover, the bulk conduction of JLTs is in principle credited for reduced low-frequency (LF) 
noise [14]. 
   Figure 8 schematically compares the behavior of drain current with gate voltage in the three dif-
 
Figure 7. Schematic showing all operation modes in Junctionless transistors. 
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ferent types of transistors (inversion-mode N+PN+, accumulation-mode N+NN+ and JLTs N+N+N+) 
for better understanding of JLTs operation. For inversion-mode device, the flat-band voltage Vfb, 
which leaves the p-type body neutral, is located below Vth. Above Vth, a surface depletion layer is 
formed, with an inversion channel at the interface between silicon and gate oxide. In contrast, for both 
accumulation-mode devices and JLTs, Vfb is above Vth and both devices are fully depleted below Vth. 
However, in the case of JLTs, the distance between Vth and Vfb in JLTs is much longer than that in ac-
cumulation device, owing to high channel doping concentration in JLTs. 
 
This allows JLTs to drive enough current even around Vfb, while gate voltage would need to be in-
creased much to above Vfb to obtain proper amount of drive current in an accumulation device (in or-
der to create a surface accumulation channel).  
 
 
  Figure 8. Drain current vs Vg characteristics in an inversion-mode MOSFET, an accumulation-
mode MOSFET and a heavily-doped junctionless transistor [10]. 
 
 
Figure 9. Length dependence of Vth and DIBL in both inversion-mode MOSFET and Junctionless 
transistor. JLTs show relatively large SCE [14]. 
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Of course, it is also possible to further increase Vg to create surface accumulation channels even in 
JLTs. In such regime, JLTs combine a bulk neutral channel, not any more affected by Vg and a surface 
accumulation channel controlled by Vg. 
However, JLTs are facing some issues such as mobility degradation by their high channel doping, re-
duced gate controllability due to partial depletion regions under gate insulator and Vth variability in-
duced by fluctuation of Si thickness and doping atoms spatial distribution [13, 14]. Nevertheless, the 
extremely simple structure of JLTs could lead them to be a feasible candidate for the realization of 
sub-22 nm CMOS technology. 
 
3. Dissertation scope and outline 
The work described in this dissertation has been mainly carried out at IMEP-LAHC laboratory, with 
the support of European Union 7
th
 Framework program project SQWIRE under Grant Agreement No. 
257111. 
The main purpose of this thesis was to investigate the performance of JLTs devices, as a possible can-
didate for the continuation of Moore’s law, through diverse electrical characterization. Furthermore, 
new method for the extraction of electrical parameters in JLTs was also proposed in this thesis and its 
validity was confirmed from 2-dimensional (2D) numerical simulation works. 
 
In chapter 1, many parameter extraction methods for conventional IM transistors were explained and 
semiconductor device measurement technique with diverse instruments was discussed. These provide 
theoretical and experimental backgrounds for electrical characterization with JLTs. 
 
Chapter 2 includes the revisited parameter extraction methodology for electrical characterization of 
JLTs. Issues in JLTs was studied from the extracted parameters and compared to IM transistors fabri-
cated by the same process only except for channel doping concentration. Moreover, the variation of 
JLTs electrical properties as changing widths in terms of Vth, Vfb and effective mobility (ȝeff) data 
analysis is covered. The strong side wall gate effect in very narrow JLTs was also proven by 2D nu-
merical simulation results. 
 
In chapter 3, the electrical performances of JLTs are discussed based on the analysis of temperature 
dependence (80 K ~ 350 K) of low-field mobility (ȝ0), Vth, Vfb and subthreshold swing (SS). 
 
In chapter 4, the low-frequency (LF) noise behavior of JLTs was investigated and compared to IM 
transistors fabricated with the same process only except for channel doping. 
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Chapter 5 introduces a new method for the extraction of Vfb, doping concentration in the channel (Nd) 
and bulk mobility (ȝbulk). The validity of the new method is also proven by 2D numerical simulation 
results. 
 
Finally, chapter 6 concludes all results and discussions in this work. 
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Chapter 1 
 
Theoretical and 
experimental backgrounds 
1.1 Low temperature characterization in MOS devices 
1.2 Low-frequency noise theory and measurements in MOS devices 
1.3 MOSFET parameter extraction method 
1.4. Measurement technique with instruments and numerical simulation 
 
1.1 Low temperature characterization in MOS devices 
Device operation under cryogenic temperature leads to improved performance owing to an increase of 
carrier mobility, lower thermal electrical noise and reduced parasitic effects [1]. Low temperature 
characterization also allows for a better understanding of physical operation and electrical perfor-
mance of electronic devices. This section deals with the low temperature properties for MOSFET de-
vices. 
1.1.1 Scattering mechanism and temperature dependence 
The MOSFET channel mobility can be derived from the Matthiessen’s rule, which assumes that the 
main scattering mechanisms present in the channel are independent from each other to write total re-
ciprocal mobility as the sum of reciprocal mobilities resulting from each scattering mechanism [2]. In 
general, total mobility can be expressed as: 
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srphc  1111   (1) 
where ȝc, ȝph and ȝsr mean Coulomb, phonon and surface roughness scattering mobility, respectively.  
Phonon (or lattice) scattering probability decreases at low temperature, since the lattice vibration gets 
frozen. In contrast, the effect of Coulomb (or ionized impurity) scattering is reinforced as temperature 
decreases. This is because a slowly moving carrier, due to less thermal motion at lower temperature, is 
more likely to be scattered by the ionized impurities. Moreover, surface roughness scattering and neu-
tral defect scattering are less dependent to temperature. 
 
 
Figure 1 shows the channel mobility dependence on inversion layer carrier density Ns as a function of 
temperature. At strong inversion region, surface roughness scattering predominates the channel mobil-
ity behaviors regardless of temperature. On the other hand, at weak inversion, the channel mobility is 
mainly affected by Coulomb scattering at low temperature, while phonon scattering governs it at high 
temperature. 
 
1.1.2 Empirical model based on Matthiessen’s rule 
When we deal with low-field mobility, the surface roughness scattering can be neglected. Therefore, 
the low-field mobility ȝ0 as a function of temperature can be fitted with simple empirical model as 
[3]: 
 
Figure 1. The channel mobility dependence on inversion layer carrier density (Ns) [2]. 
by varying temperature 
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(2) 
The overall tendency of dominant mobility contribution at a device, among Coulomb scattering (ȝc), 
phonon scattering (ȝph) and neutral defect scattering (ȝneu) contribution, can be estimated from the 
empirical model. 
 
1.1.3 Temperature dependent series resistance and threshold voltage 
Under low temperature, the series resistance in lightly doped drain (LDD) region has been shown to 
significantly increase due to their relatively low doping level (non-degenerated) compared to S/D re-
gion. However, high-field assisted impurity ionization, induced from high enough drain and gate bias-
es, could allow a strong reduction of the increased series resistance at low temperature [4]. 
The trend of Vth roll-off due to the charge sharing effect in short gate lengths could be varied as de-
creasing temperature. However, a strong roll-off of Vth, regardless of changing temperature, has 
shown at very short lengths owing to the additional side effects [4]. 
 
 
1.1.4 Reduced Punch through effect at low temperatures 
The punch through effect is mainly induced from the thermo-ionic emission over the junction barrier 
between source and drain. Therefore, the punch through current can be reduced by decreasing temper-
ature. The reduced punch through effect strongly affects the subthreshold swing and threshold voltage 
[4]. 
 
  Figure 2. (a) Temperature dependence of the MOSFET channel mobility by varying the lengths  
[3] (b) The suppression of punch through effect as decreasing temperature [4]. 
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1.2 Low-frequency noise theory and measurements in MOS devices 
The unwanted noise perturbs to distinguish the desired signal in an electronic system. The noise 
source can be categorized as external source and internal source. The external source is arisen from 
adjacent circuits, AC power lines, various disturbing owing to electrostatic and electromagnetic cou-
pling, whereas the internal source originate from internal random fluctuations (physical process) of 
the electron transport in a device. This chapter will mainly focus on the internal source. 
1.2.1 Noise in electronic systems 
The internal random noise source cannot be completely eliminated, while the external one can be sig-
nificantly reduced by appropriate shielding, filtering and proper design of the circuits. However, un-
derstanding of the internal noise needs inevitably to minimize its effects and estimate the accuracy of 
detected signals [5].  
   The current I(t), with a randomly fluctuating current component in(t), through a device can be ex-
pressed as I(t) = Iavg + in(t), where Iavg is the average bias current. Fourier transformation is powerful 
method to convert the noise signal from the time domain to the frequency domain for better and easier 
characterization. 
 
Figure 3(b) shows the different types of noise sources from the frequency variation of the power spec-
tral density (PSD) and more details with that will be discussed in next paragraph. 
 
1.2.2 Fundamental noise sources 
Thermal noise (Nyquist or Johnson noise), stemming from the random thermal motion of electrons in 
 
   Figure 3. (a) Illustration of a typical noise waveform in time domain. (b) The PSD for low-
frequency noise and thermal noise vs frequency [5]. 
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a material, exists in all resistor and resistive component in a device. The PSD of the thermal noise cur-
rent (or noise voltage) in a material with resistance R can be given as: 
)4,(
4
kTRSor
R
kT
S vI   (3) 
where k and T denote the Boltzmann constant and the absolute temperature in Kelvin, respectively. 
The thermal noise also sets a minimum signal detection limit in an electric circuit. The thermal noise 
can be also called a white noise, since it is independent of frequency up to 10
11−1012 Hz. 
 
   Random-Telegraph-Signal (RTS) noise is resulted from random trapping and detrapping motion of 
carriers with only a few traps. There are three main RTS parameters such as the average drain current 
 
Figure 4. (a) Schematic showing the drain current fluctuations owing to RTS noise in a MOSFET 
and a Lorentzian shaped PSD (or RTS noise behavior with frequency) [5]. (b) Measured RTS 
noise behavior in a FD-SOI MOSFET with very small area (L=40nm and W=80nm). 
CHAPTER 1. Theoretical and experimental backgrounds 
16 
RTS amplitude ΔId and the average values of the high and low level time constants (the capture time 
τh and the emission time τl). The transition times from low to high level (also high to low) are Poisson 
distributed random variables. The drain current PSD of a RTS exhibits a Lorentzian spectrum as fol-
lowings [5, 6]: 


  

2
2
2
)2(
11
)(
)(4
)(
f
I
fS
hl
hl
I 
 (4) 
Provided the background noise is low, the RTS noise in MOS devices can be easily investigated with 
a small gate area involving only few traps, normally below δ×W=1 ȝm2. Moreover, the RTS charac-
terization is a powerful tool for the analysis of traps in MOS devices, since it can provide the key in-
formation related to the carrier trapping dynamics at the Si/SiO2 interface. 
 
   1/f noise (or flicker noise) denotes a PSD proportional to 1/f
Ȗ, where Ȗ is usually in the range from 
0.7 to 1.3. The superposition of many Lorentzian spectrum with a large number of traps can produce 
the 1/f noise behavior. The 1/f noise study is a valuable tool for the evaluation of insulator quality and 
performance reliability in electronic devices, especially in recent scaled down devices. The measure-
ment principle, physical mechanism and diverse issues concerning the 1/f noise in CMOS devices will 
be dealt in detail with the next chapters. 
 
 
 
Figure 5. (a) Illustration showing the origin of drain current fluctuations due to moving electrons 
in and out of interface traps (carrier number fluctuation). (b) Superposition of several Lorenzians 
gives a 1/f dependence [5]. 
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1.2.3 Low-frequency noise measurement set-up 
Two key instruments for the low-frequency (LF) noise measurements are pre-amplifier (current to 
voltage) and spectrum analyzer (or oscilloscope for the detection of RTS noise in the time domain). 
The current fluctuation signal through a sample (or so called DUT device-under-test) can be converted 
into a voltage signal via the pre-amplifier and then the spectrum analyzer can read the voltage signal 
from the output port of the pre-amplifier. Finally, the spectrum analyzer displays the PSD from a cur-
rent in the sample according to frequency domain [5]. 
   A low noise amplifier (LNA) is needed to send the amplified weak noise signal to the spectrum 
analyzer. The internal noise in LNA strongly affects the measurement limit of the system, since it is 
added to the noise signal we want to observe. Therefore, its own internal noise should be minimized 
for the better accuracy. 
   A spectrum analyzer uses the Fast Fourier transform (FFT) algorithm to convert the measured 
voltage signal from the time domain to the frequency domain. A narrower resolution bandwidth of the 
spectrum measurements gives better frequency resolution, but it also makes the measurement time 
slower. The voltage noise PSD in the analyzer is displayed with V2/Hz unit (or A
2
/Hz for current 
noise) and averages over typically 50-100 samples must be used for the reliable measurements. 
 
   Shielding for the noise measurement system should be done to prevent undesirable disturbances 
from external electromagnetic signals. A good idea is to use batteries, for bias circuit to power DUT, 
to eliminate completely 50 Hz or 60 Hz disturbances.  
   For the performance test of the measurement system, the background noise induced from the 
thermal noise source should be checked by varying the sensitivity of the pre-amplifier. The back-
ground noise PSD is given as [7]: 
 
Figure 6. A schematic diagram of Low-frequency measurement set-up [7]. 
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where Rg is a load resistance under DUT and Rf is the resistance related to pre-amplifier sensitivity in 
the feedback-loop. 
 
 
1.2.4 1/f noise characterization in MOSFETs 
1.2.4.1 Carrier number fluctuations and correlated mobility fluctuations 
The carrier number fluctuation model explains that 1/f noise behavior in MOS devices resulted from 
the dynamic trapping-detrapping of free carriers into slow oxide traps. The trapping-detrapping mo-
tion causes the fluctuation of the drain current nearby Si-SiO2 interface [5, 6, 8]. The interface charge 
fluctuation density įQox is given as (since Vfb=Φms−Qox/Cox, where Φms denotes the work-function dif-
 
Figure 7. Programmable Point-Probe Noise Measuring System (3PMS) and Background noise 
characteristics and the frequency where the output signal is reduced by 3dB in 3PMS system [7]. 
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ference between gate electrode and Si): 
oxoxfb CQV /   (6) 
where Cox means the oxide capacitance per unit area. Then, the fluctuation in the drain current Id=f(Vfb, 
ȝeff), which takes into account the additional mobility changes įȝeff by the interface charge fluctua-
tions, is expressed as: 
ox
ox
eff
eff
dfb
fb
d
d QQ
IV
V
II    (7) 
Since ∂Id/∂Vfb = −∂Id/∂Vg = −gm due to the gate charge conservation relation and Id ∝ ȝeff, 
oxeffdfbmox
ox
eff
eff
dfbmd QIVgQQ
IVgI    (8) 
where the Coulomb scattering coefficient α equals ∂ȝeff/(ȝ2eff×∂Qox). The α has ≈104 Vs/C for elec-
trons and ≈105 Vs/C for holes. εoreover, the positive sign in front of α denotes donor-like traps and 
its negative sign represents acceptor-like traps.  
Therefore, the normalized spectral density of the drain current can be derived as: 
Vfb
d
m
m
d
oxeff
d
Id S
I
g
g
IC
I
S
22
2 1     (9) 
Also, the equivalent input gate voltage spectral density is given by 
Vfb
m
d
oxeffVg Sg
ICS
2
1     (10) 
After replacing Id and gm by their analytical expressions, this can be again expressed as:   201 thgoxVfbVg VVCSS    (11) 
where ȝ0 means the low field mobility. 
In addition, the flat band voltage spectral density can have the following form (which considers the 
trapping probability via a tunneling process decreased exponentially with oxide depth): 
 fWLC NkTqS ox tVfb 2
2  (12) 
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where f denotes the selected frequency, Ȗ represents the characteristic exponent close to 1, Ȝ is the 
tunnel attenuation distance (in the case of SiO2, typically ≈ 0.1 nm), kT means the thermal energy and 
Nt is the oxide trap density per unit volume (eV/cm
3
). 
   If there is a significant series resistant effect on a device, this contributes the excess noise to over-
all LF noise behavior. In this case, one gets the revised the PSD of drain current with considering the 
PSD (SRsd) of S/D series resistance as: 
Rsd
d
d
Vfb
d
m
m
d
oxeff
d
Id S
V
I
S
I
g
g
I
C
I
S
222
2
1     (13) 
 
1.2.4.2 Hooge mobility fluctuations 
The Hooge model explains that the origin of the drain current noise PSD stems from the carrier mobil-
ity fluctuation. Hooge’s empirical formula in ohmic operation is given as [5, 6, 8]: 
i
H
D
Id
fWLQ
q
I
S 
2
  (14) 
where Qi is the inversion charge and αH denotes the Hooge parameter (typically 10−3 to 10−6). The 
flicker noise in metal or bulk semiconductors (volume conduction devices) has been successfully ex-
plained by the Hooge model. The SId/Id
2
 is approximately proportional to Id
−1
 for Hooge mobility noise 
(in ohmic operation), while, in the case of trapping noise, it starts from a plateau at weak inversion 
before decreasing as Id
−2
 at strong inversion region. 
 
Figure 8. Theoretical variation of the normalized drain current PSD with drain current as given by 
(a) Carrier number fluctuation with correlated mobility fluctuations. (b) Hooge mobility model 
[8]. 
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1.2.5 1/f noise related to CMOS scaling issues 
As scaling a transistor down, the LF noise is becoming a major issue more and more as following rea-
sons [5, 6, 8]. First, the 1/f noise increases as the reciprocal of the device dimension (L×W). Indeed, 
the normalized drain current PSD significantly increases as reducing lengths in Fig. 9. The reduced 
supply voltage according to a scaling rule causes a degradation of the signal to noise ratio. The nor-
malized PSD is also raised at high drain current due to S/D series resistance (note equation 13). 
 
Moreover, the increased effects induced by defects and imperfections in the short length devices can 
strongly affect the 1/f noise. The choice of alternative gate oxide and channel material for the next 
generation devices should also be considered by the 1/f noise performances. Finally, the new device 
architecture and fabrication process should also importantly consider low frequency noise perfor-
mance [5]. 
 
1.3 MOSFET parameter extraction method 
1.3.1 Y function method and Rsd extraction using first order attenuation factor 
For strong inversion (Vg > Vth) and linear operation region (small Vd), the drain current Id in MOS 
transistor has been well expressed as [9]: 
     dthgthgoxd VVVVVLWCI   1 0  (15) 
where θ is the mobility reduction coefficient. 
Then, the transconductance gm is readily calculated by differentiation of above equation as: 
  dthgoxm VVVCLWg  20 )(1    (16) 
 
 
 
Figure 9. Simulation of the normalized drain cur-
rent PSD with varying lengths in MOSFETs [5]. 
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Finally, one can obtain the following equation by a proper combination of above two equations. 
)(
2/1
0 thgdox
m
d VVVC
L
W
g
I    (17) 
It should be noted that the influence of the mobility attenuation with gate voltage was eliminated by 
this equation. The Id/gm
1/2
 should be linear in gate voltage and the intercept and the slope in Id/gm
1/2
 vs 
Vg give Vth and ȝ0, respectively. This method allows a separate, but consistent, determination of Vth 
and ȝ0 with avoiding the effects of mobility reduction and S/D series resistance.    
The series resistance Rsd in a MOSFET can be extracted from the plot of the first order attenuation 
factor (θe), which includes degradation effect by Rsd, as a function of their conductance gain (ȕ = 
W/L×Cox×ȝ0) [10]: 
sd
tygd
d
e R
VVI
V   1  (18) 
where Vd and Vg refer to the applied drain and gate voltage including the presence of Rsd and θ repre-
sents the first order mobility attenuation factor, respectively. 
 
 
 
 
 
 
 
Figure 10. (a) Illustration of Y-function method [9]. (b) Extraction of the series resistance through 
first-order attenuation factor values [10]. 
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1.3.2 Other methods for the extraction of threshold voltage 
1.3.2.1 Linear extrapolation method (Vtext) 
The Vtext can be defined as the linear extrapolation to zero drain current on Id vs Vg curve at a Vg de-
cided at a maximum in the transconductance gm as [11]: 
max_
max_
max_
m
d
gtext
g
I
VV   (19) 
where Vg_max and Id_max are the gate voltage and the drain current at a maximum transconductance 
(gm_max), respectively. However, the linear extrapolation method is readily affected by series resistance 
and mobility degradation effects. 
 
Figure 11. Influence of series resistance on the transfer curve and Y-function in a MOSFET. 
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1.3.2.2 Maximum derivative of transconductance (Vtdgm) 
The Vtdgm can be extracted from the peak in the derivative of transconductance. This method is known 
as less affected by series resistance and mobility degradation effect. 
 
1.3.2.3 Constant current technique (Vtcc) 
Vtcc, which is a widely used method, can be determined at Vg for a given drain current normalized by 
device geometry [Vtcc=Vg at Id×(L/W)=Iconstant]. This method is very little affected by series resistance 
or mobility attenuation effects. 
 
 
 
 
Figure 12. Extraction of threshold voltage by using (a) linear extrapolation method, (b) maximum 
derivative of transconductance and (c) constant current technique. 
 
Figure 13. (a) TLM method for the extraction of Rsd and ΔL [12]. (b) Variations of gd/gm vs Vd for 
DIBL. (c) The relation between effective mobility and transverse electric-field [15]. 
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1.3.3 Transfer length method (TLM) 
If the channel width W of a transistor is long enough, the total resistance including both the channel 
and S/D resistance can be given as [12]: 
M
M
gchsdgtot W
LLVRVR  )()(   (20) 
where ρch is the channel sheet resistance and Δδ is the channel length difference between effective and 
on-mask channel lengths (LM). Therefore, the Rtot can be plotted as a function of on-mask gate length 
and one can also obtain several Rtot vs LM plots with varying Vg. Finally, the Rsd is extracted from the 
common intersection point of the straight lines obtained at each Vg. One can also get the channel 
length reduction Δδ from the common intersection point as shown in Fig. 13(a). 
 
1.3.4 Drain induced barrier lowering (DIBL) 
When the drain becomes very close to the source in the short length device, the drain voltage can in-
fluence the potential barrier at the source end. In this case, the gate controllability for the channel is 
reduced and this can be called the drain induced barrier lowering (DIBL). The magnitude of the DIBL 
is normally defined as [13]: 
12
21
dd
VthVth
VV
VV
DIBL dd   (21) 
where Vd1 and Vd2 are usually tens of mV range (≈ 50 mV) and ≈ 1 V, respectively. However, this 
method has an issue regarding the uncertainties associated with the determination of Vth. Another 
method for the extraction of DIBL has been suggested [14]. The DIBL parameter Ȝ can be obtained by 
the normalized sensitivity of the saturation drain current with respect to the gate voltage sensitivity as: 
d
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where gd_sat and gm_sat mean the saturation output conductance and the saturation transconductance, 
respectively. One can extract the DIBL parameter for all the regions from linear to saturation opera-
tion in MOS devices and it can also avoid the uncertainties about Vth values. 
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1.3.5 Effective mobility and its degradation due to the transverse electric field 
The effective mobility (ȝeff) in MOSFET can be calculated as [11, 12]: 
dn
d
eff VQ
LI  2  (23) 
where Qn represents the mobile channel charge. In strong inversion, Qn can be approximately given by 
Qn=Cox(Vg−Vth)×LW, although the mobile charge starts to grow in the sub-threshold regime. The Qn 
measured from the so called split CV technique gives better results according to: 
 gggcn dVVCQ )(  (24) 
where Cgc is the gate to channel capacitance. Cgc measurement method by the split CV technique will 
be detailed in next chapter. 
   As the gate voltage increases, the ȝeff is reduced owing to enhancement of surface roughness scat-
tering. The ȝeff affected by the transverse electric field from the gate voltage is expressed as [15, 16]: 
 )/(1 0 ceffeff EE  (25) 
where Eeff, Ec and α represent the effective transverse electric field, the critical electric field and expo-
nent for mobility attenuation (typically, ≈ 1.5 for electrons and  ≈ 1 for holes), respectively. 
Figure 13(c) shows the reduced ȝeff as increasing the transverse electric field Es.eff. 
 
1.3.6 Doping concentration extraction using Maserjian’s function 
The effective (or activated) doping concentration in the MOS transistors can be extracted by using the 
so called εaserjian’s function (YM) written as [17, 18]: 
s
sc
scg
gc
gc
M V
C
CV
C
C
Y  33 11  (26) 
where Csc and Vs are the semiconductor capacitance and the surface potential, respectively. It is im-
portant to note that YM is related to the characteristics of the substrate capacitance alone, regardless of 
oxide capacitance. 
   In depletion regime, the conventional 1/C
2
 vs Vg relation is given as: 
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where Na and İsi are the P-type substrate doping concentration and the silicon permittivity. Finally, the 
doping concentration is expressed by proper calculation between above two equations: 
Msi
a
Yq
N   1  (28) 
 
 
1.3.7 Subthreshold swing (S) 
The weak inversion channel between flat band and threshold leads to some drain conduction even be-
low threshold. This is called as subthreshold conduction. The drain current under the subthreshold 
region can be equal to [19]: 
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where Ci, Cd and Cit denote gate insulator, depletion and interface-state MOS capacitance per unit area, 
respectively. Then, the subthreshold swing (S) showing the steepness of the transition between the off-
state and the on-state is defined as:
 
Figure 14. (a) 1/C
2
 plot vs Vgs for Vfb extraction. (b) εaserjian’s function vs Vgs for Vfb and the 
substrate doping [17]. 
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  i itddgdg C CCqkTId dVId dVS 13.2)(ln10ln)(log  (30) 
The S value cannot be lower than 2.3kT/q (i.e. 60 mV/decade) at room temperature (T = 300 K), since 
it is limited by thermodynamics. 
 
1.4 Measurement technique with instruments and numerical simulation 
1.4.1 Theoretical measurement limits for different type of instruments 
The sensitivity in any measurements is limited by the fundamental noise generated by their own re-
sistance (so-called thermal noise) in the samples. The voltage noise from this theoretical limit is pro-
portional to the resistance. For instance, it is impossible to measure a 1ȝV signal from a 1T Ω re-
sistance due to the limit of the theoretical sensitivity, even with any great instruments [20]. 
   All instruments also have input offset current, whose unwanted current makes an error. The meas-
urement sensitivity in the instruments is also limited by the magnitude of the input offset current. 
Therefore, one should firstly choose a proper instrument with carefully considering above limitations 
before starting the measurements. 
 
 
1.4.2 Principle of guarding the tri-axial connector for measuring high resistance 
There are two general type of connectors such as coaxial connector BNC and triaxial connector in-
cluding an additional inner shield (Guard). In the case of unguarded circuits with BNC, the leakage 
current between signal line to ground shield could occur with very high resistance sample. The guard-
 
   Figure 15. (a) Theoretical limits of voltage measurements and system limits in instruments. 
(b) Electrometer circuit [20]. 
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ed circuit with triaxial cable can completely remove the unwanted leakage current using guard line 
connected to signal with buffer [20]. Moreover, RC delay time in the measurements with high re-
sistance samples can be significantly removed using the guarded circuit, owing to zero capacitance 
between the signal line to the guard. 
 
 
1.4.3 Split C-V method 
The split C-V method uses two separated measurements for the gate capacitance in MOS transistors 
[10, 21], such as the bulk vs Vg (for bulk capacitance Cb) and S/D vs Vg (for S/D capacitance Cd+Cs or 
gate to channel capacitance Cgc). 
 
 
Figure 16. Illustration showing the principle of the guarded circuit with triaxial cable [20]. 
 
Figure 17. Scheme of split CV measurement and its typical characteristics [21]. 
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The Cb has been measured with respect to mobile charges in accumulation mode, while the Cd+Cs is 
related to inversion carriers. The charge trapped interface states in weak and intermediate inversion 
and the bulk doping density can be simply determined by the split C-V method. 
 
1.4.3.1 Cb measurement 
For Vg<Vfb, the Cb saturated toward Cb maximum value, which provide to extract Cox. Then, with the 
increase of Vg, the Cb is getting decreased due to the depletion regions grow. For further increasing Vg 
up to Vg>Vth, the Cb goes to zero, since the inversion channel from source to drain shields the small 
signal variation of Vg for the capacitance measurements. 
1.4.3.2 Cd+Cs measurement 
For Vg<Vfb, the Cd+Cs goes toward zero, since the mobile carriers in the accumulation mode cannot be 
observed due to S/D depletion regions. However, the Cd+Cs starts to increase as increasing Vg. Then, 
it reaches its maximum value. This can also give the information about Cox. 
 
1.4.4 The iteration method and overview of numerical simulation 
Let us assume a 2-dimensional potential problem with a region divided into squares of side h [22]. 
There are five potential values indicated as V0, V1, V2, V3 and V4. We will see how V0 can be reasona-
bly decided from other 4 values (V1 to V4). If the defined region is in charge-free space and contains a 
homogeneous dielectric, then 0 D and .0 E  In 2-dimensions, 
0
2
2
2
2  yVxVyExE yx  (31) 
  
 
 
 
Figure 18. The potential V0 in the center 
(black dot) is approximately calculated by the 
average of the potentials from the four near 
points. V0 = (V1+V2+V3+V4)/4. 
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The values for these partial derivatives may be approximately obtained in terms of the assumed poten-
tials: 
h
VV
x
V
a
01   and h VVxV c 40   (32) 
therefore, 2
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and similarly, 2
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So, one can get  
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43210 VVVVV   
If the h value is very small, V0 will be exactly same to 1/4·(V1+V2+V3+V4). Likewise, the iterative 
method uses these equations to determine the potential at every subdivision square in turn, and then 
the process is repeated until all the values don’t change any more. 
 
   As the process and the structure of current device become more complex for the better perfor-
mance, solving the analytical equations for interpretation of the device is getting more difficult. In 
addition, the experimental method is getting difficult to design and the cost for the experiments in-
creases, respectively [23]. 
   On the other hand, numerical simulation becomes more attractive thanks to noticeable progress in 
personal computer (PC) technology. The physical fabrication process as well as the electrical perfor-
mance prediction of devices can be numerically simulated with high accuracy. The numerical simula-
tion can also combine with analytical expressions for the better results and save the required calcula-
tion time. However, experimental analysis should be done to confirm the predictions of simulations. 
 
1.4.5 Quantum effects considered calculation 
With the fin height or width of less 10 nanometers in 3D Fin-FET structure devices, volume inversion 
channel can appear in the center of the Si, which is quite different from what is interpreted by classi-
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cal theory [24]. To account for quantum effects at the interfaces, we used the quantum correction pro-
posed by Haensch [25], transposed to a 2D geometry: 



 


   )1()1()1()1( 2 2222 22 2 )()(  xWxyHycQM sisi eeeenn  (36) 
where nc is the carrier density derived from classical theory. Hsi, Wsi and Ȝ also denote Fin-height, Fin-
width and the electron thermal wave length (typically ≈ 1nm), respectively. 
 
 
 
   The quantum correction leads to an increase of mobility, since the volume inversion carriers in-
cludes less interface scattering compared to surface conduction carrier. However, the inversion carri-
ers in the extremely thin Si film are affected again to surface scattering owing to their physical limits 
to the interfaces. 
 
 
 
 
 
 
  Figure 19. The function leading to Quantum effects with Ȝ ≈ 1 nm [25]. 
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Chapter 2 
 
Electrical characterization of 
junctionless transistors 
 
2.1 Revisited parameter extraction methodology 
2.2 Effects of channel width variation on electrical characteristics of tri-
gate junctionless transistors 
 
Several electrical parameters characterize device performance, electron transport and doping level in 
MOS transistors. In this chapter, Junctionless Transistors (JLT) fabricated on (100) silicon on insulator 
(SOI) wafer with 145 nm thick BOX and ≈ 9 nm silicon thickness were considered. Parameter extrac-
tion methodologies were revisited in order to account for the unique electrical properties of JLT de-
vices. Some of the revisited conventional methods used for the parameter extraction in JLT devices 
are still valid, because JLT devices show the surface accumulation channel behavior at Vg > Vfb like 
inversion mode transistors. On the other hand, the other conventional methods should be revised for 
JLT devices even though the methods allow us to assume the electrical performance of JLT devices. 
The deduced parameters, such as threshold voltage, flat-band voltage, drain induced barrier lowering 
(DIBL), low field mobility and channel doping level, are shown to reveal the specific features of JLT 
compared to conventional inversion-mode transistors.  
   The electrical behavior of tri-gate Junctionless transistors (JLT) depending on top-effective width 
(Wtop_eff) was investigated, experimentally. As decreasing Wtop_eff, the amount of bulk neutral channel 
is relatively getting smaller than that of surface accumulation channel, whereas the channel sidewall 
gate effect is reinforced. These cause the shrinkage of the shoulder shape on the gate-to-channel ca-
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pacitance characteristics (Cgc-Vg), resulting in a noticeable change in the effective mobility (μeff) be-
havior from that in wide JLT devices, an increase of the threshold voltage (Vth), while the flat-band 
voltage (Vfb) doesn’t change. 2D numerical simulation results, well consistent to the experimental re-
sults, confirm the significant sidewall gate effect in the tri-gate JLT devices with a narrow structure. 
2.1 Revisited parameter extraction methodology 
2.1.1 Introduction 
Recently, much attention has been focused on the Junctionless Transistor (JLT) as a possible candi-
date for the continuation of Moore’s law [1, 2]. Although its operation is governed by field-effect, the 
use of a doped channel, with the same doping type as in source and drain regions, brings specific fea-
tures to the JLT, with promising advantages compared to the standard inversion-mode (IM) MOSFET. 
The most immediate advantage is that JLT fabrication is made easier thanks to its simple structure, 
without PN junctions nor doping concentration gradient near source and drain regions. Secondly, the 
field-effect operation is based on bulk conduction instead of surface conduction for IM transistors so 
that the requirement in terms of gate insulator thickness can be relaxed and mobility degradation by 
transverse electric field is reduced. However, there are still several issues related to JLT devices such 
as trade-off between high level of channel doping and bulk mobility degradation, reduced gate con-
trollability due to larger electrical oxide thickness and the variability of threshold voltage according to 
both device silicon thickness (tsi) and doping concentration [1-4]. 
For this chapter, JLT devices with nanowire-like tri-gate structures, as well as planar structur
es, were fabricated on silicon on insulator (SOI) wafers with a silicon thickness, tsi, of ≈ 9 n
m. The methodologies used to extract electrical parameters were revisited and adapted to the 
JLT mode of operation, in order to allow above mentioned issues to be studied on a physical
ly grounded basis. Some of electrical properties of JLT devices were also compared to those 
of undoped inversion-mode (IM) transistors fabricated by the same process except for channel 
doping concentration. The electrical parameters extracted for the JLT devices give clear eviden
ce of the specificities of their operation. 
 
2.1.2 Device fabrication and experiment 
For this study, N-type JLT devices with high-k/metal gate stack were fabricated at CEA-LETI on 
(100) SOI wafers with 145 nm thick BOX and Si body thinned down to ≈ 9 nm. The channel implant 
was performed before gate patterning with a phosphorus doping targeted at 1×1019 cm-3 or 2×1019 cm-
3. After optical lithography (193 nm tool), channel width was trimmed by reactive ion etching (RIE). 
The gate consisted in an HfSiON/ TiN/ Polysilicon stack. Equivalent oxide thickness was 1.2 nm. An 
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additional implantation was performed to source and drain regions with the aim of improving electri-
cal performance by reducing access resistance. Figure 1(a) displays the schematic architecture of the 
fabricated JLT devices, as well as the transmission electron microscopy (TEM) cross-section of a nar-
row device. As shown in Fig. 1(b), on-mask gate width WM was ranging from 10 μm (wide planar 
devices) to 80 nm (nanowire-like tri-gate devices). On mask gate length LM ranged from 10 μm down 
to 30 nm. Arrays of nanowires were available, making capacitance measurements possible for the 
smallest devices. 
 
The I-V current-voltage characteristics were recorded using an HP4155a measurement unit and 
the C-V capacitance-voltage measurements were carried out using HP4294a with a 50 mV sm
 
Figure 1. (a) Schematic cross-section along channel direction (left) and across the channel of a 
narrow device and transmission electron microscopy (TEM) cross-section showing the structure 
of a fabricated narrow device (bottom right). (b) Schematic plane-view showing the range of 
length and width dimensions of the JLT devices used for this study, ranging from nanowire-like 
tri-gate structures to wide planar structures, both of varying length. 
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all signal at 500 kHz. The gate-to-channel capacitance Cgc was extracted from C-V measureme
nts by connecting the “high” terminal of HP4294a to gate electrode and “low” terminal to so
urce and drain electrodes, while the bias applied to the substrate was varied from −30 V to 
+30V. Gate voltage will be called Vgf. 
 
2.1.3 Experimental results and discussion 
2.1.3.1 Electrical parameters of JLT devices based on Current-Voltage characteristics 
Starting with planar devices (WM = 10 ȝm), drain current (Id) and transconductance (gm) were meas-
ured as a function of Vgf for gate lengths down to 30 nm (Figs. 2(a) and 2(b)). The corresponding 
Y(Vgf) function, defined as [5]: 
mdgf gIVY /)(   (1) 
which was used for threshold voltage (Vty) and low field mobility (ȝ0) extraction, is plotted in Fig. 
2(c). 
 
 
 
Figure 2. (a) Typical drain current Id, (b) 
transconductance gm and (c) correspond-
ing Y(Vgf) function, measured as a func-
tion of Vgf, for the planar JLT devices with 
gate lengths down to 30 nm, width 
WM = 10 ȝm and targeted doping level 
Nd = 1×10
19
 cm
-3
. Devices are biased in 
the linear regime of operation with 
Vd = 50 mV. 
 
 
CHAPTER 2. Electrical characterization of junctionless transistors 
39 
Before discussing these plots, it is worth remembering the principle of JLT operation. Below thresh-
old, the channel of n-type JLT devices is fully depleted. As gate voltage is increased, operation mode 
is evolving from full depletion (no conduction) to partial depletion (bulk conduction with gate con-
trolled channel thickness). When gate voltage reaches flat-band voltage (Vfb), the depleted region van-
ishes and the whole silicon layer becomes neutral with a carrier concentration equal to doping level Nd. 
As gate voltage is further increased above Vfb, an accumulation layer grows at the front gate interface. 
Thus, JLT devices operation involves two successive conduction regimes separated by the flat-band 
voltage Vfb: volume conduction through a neutral bulk channel below Vfb, and dominant conduction 
through a surface accumulation layer above Vfb. [1, 2]. 
 
Flat-band voltage 
Interestingly, two slopes showing evidence of accumulation regime (SY1) and neutral channel (SY2) 
were recognized on the Y-function in Fig. 2 (c). This is clearly different from IM transistors, which 
normally show one single slope only. The existence of these two slopes is better evidenced in Fig. 3 
(b) where plateaus are seen on the derivative of Y(Vgf) functions. Moreover, Figure 3 (a) shows the 
derivative of the transconductance (dgm/dVgf) corresponding to Fig. 2(b). Two peaks on the dgm/dVgf 
plots were observed, although for large gate lengths only, owing to reduced mobility degradation and 
series resistance (RSD) effects as compared to smaller gate lengths. The gate voltage at first peak is 
representative of the conduction threshold voltage (Vth), which corresponds to the turning point from 
full to partial depletion in the channel, whereas the second peak gives Vfb position, separating neutral 
channel from surface accumulation. The value of Vfb, as obtained from the second peak on the 
dgm/dVgf plots, was found equal to about 0.56 V, which is consistent with the theoretical value of 
0.528 V calculated using the following equation: 
  idgMMSfb NNqTkEV ln2  (2) 
where ΦM, χ and Ni denote work function of metal, electron affinity and intrinsic carrier density, re-
spectively. Vfb  0.56 V is also consistent with the value of Vgf at near boundary between first and 
second plateau regions in Fig 3. (b) (see the dotted grey line across Figs. 3(a) and 3(b)). A higher Vfb 
value of  0.62 V and lower threshold voltages were observed in JLT devices featuring a larger dop-
ing level of 2×10
19
 cm
-3
, as shown in Fig. 3 (c) and (d). These results for Vth and Vfb agree well with 
the expected doping concentrations in the channel. 
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Conduction threshold voltage 
In previous section, the conduction threshold voltage (Vth) of JLT devices was defined as the gate 
voltage at the boundary between full and partial channel depletion. Interestingly, another kind of 
threshold voltage, called Vton, which is positioned between Vth and Vfb, has also been defined in the 
literature for JLTs [4]. The threshold voltage Vty extracted using Y-function was compared with the 
values deduced from other methods such as linear extrapolation of transfer characteristics (Vtext), max-
imum derivative of transconductance (Vtdgm) and constant current technique (Vtcc) [6]. Vtext and Vty
extraction was carried out using the maximum value of transconductance (gm_max in Fig. 2(b)), and Y-
 
Figure 3. (a) Derivative of the transconductance (dgm/dVgf) and (b) derivative of the Y function 
(dY/dVgf) corresponding to the results shown in Fig. 2 with a doping level Nd = 1×10
19
 cm
-3
. (c) 
and (d): Same plots for twice as large doping concentration, Nd = 2×10
19
 cm
-3
. 
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function extrapolation in the accumulation region (at Vgf  1.0 V in Fig. 2(c)), respectively. The posi-
tion of the first peak in the dgm/dVgf plots was selected for the determination of Vtdgm, and the drain 
current normalized by LM/WM was set to a constant value of 10
-7
 A for Vtcc extraction. The compari-
son between all these different definitions of the threshold voltage is displayed in Fig. 4 for the whole 
range of gate lengths. One should note an overall roll-off of threshold voltages with decreasing gate 
lengths, due to short channel effects, regardless of methods. However, using Vtext and Vty, it is hard to 
find the exact information about Vth for JLT devices. Indeed, Vth, Vton and Vfb cannot be distinguished 
from the transconductance plot for the Vtext method, as seen from Fig. 2(b).  
 
 
 
It is also known that the linear extrapolation method is affected by series resistance and mobility deg-
radation effects. Moreover, even if the Y function could in principle allow extraction of Vth using the 
intermediate Vgf range (slope SY2 in Fig. 2), this range of voltages is too narrow to allow precise ex-
traction, while extraction at large gate voltage, as performed for Fig. 4, mixes information about Vth, 
Vton and Vfb. This explains why Vtext and Vty are relatively larger than Vtdgm and Vtcc in Fig. 4 and fur-
ther study should be needed for the revised linear extrapolation and Y-function method to extract the 
exact Vth in JLT devices. On the other hand, Vtdgm and Vtcc can provide relevant information about Vth 
in JLT devices, as the peaks on the derivative of transconductance in Fig. 3 can provide the positions 
of Vth and Vfb rather accurately and as there are relatively less series resistance and mobility degrada-
tion effects compared to other methods. 
 
 
 
Figure 4. Threshold voltages 
(Vth) versus gate lengths extract-
ed by various methods, such as 
Y-function (Vty), linear extrapola-
tion of transfer characteristics 
(Vtext), maximum derivative of 
transconductance (Vtdgm) and 
constant current technique (Vtcc). 
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Source/Drain series resistance 
The series resistance (RSD) of JLT devices was first extracted from the plot of the first-order attenua-
tion factor (θe), measured for devices of varying length, as a function of their conductance gain (ȕ), 
with the equation given by [7] in the Y-function formalism: 
            SD
tygd
d
e RVVI
V   1   (3) 
where Vd and Vg refer to the applied drain and gate voltage, including the presence of RSD, at source 
and drain terminals and θ represents the first order mobility attenuation factor, respectively. The value 
of RSD obtained from the slope of this plot was around  620 Ω∙ȝm for 10 ȝm wide JδT devices, as 
shown in Fig. 5(a). The RSD value can also be found by the transfer length method (TLM). The total 
resistance of the device (Rtot) including RSD and channel resistance can be expressed by [6]: 
M
M
gchSDgtot W
LLVRVR  )()(    (4) 
where ρch is the channel sheet resistance. Δδ is the channel length difference between effective and 
on-mask channel lengths, Leff and LM, respectively. Rtot is plotted as a function of gate length in Fig. 
5(b).  
 
 
Figure 5. (a) Extraction of the series resistance of wide JLT devices (W = 10 ȝm) using the first-
order attenuation factor (θe) versus conductance gain (ȕ) plot, based on Y-function extraction for 
JLT devices of varying gate length. The extracted value amounts to RSD  620 Ω∙ȝm. (b) Direct 
plot of the total resistance (Rtot) versus gate length for determination of RSD ( 1050 Ω∙ȝm) and 
Δδ ( 10 nm). 
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The RSD value was extracted from the common intersection point of the straight lines obtained at each 
Vgf, as shown in the zoomed view in the inset of Fig. 5(b). It amounted to  1050 Ω∙ȝm, which is 
quite consistent with the RSD ( 620 Ω∙ȝm) extracted from the first order attenuation factor, even 
though further study is needed with an analytical model for JLT devices in the Y-function based 
method. εoreover, it allowed channel length reduction (Δδ) to be obtained, with a value of  10 nm, 
from the common intersection point. 
 
 
Channel width reduction 
The extraction of channel width reduction in JδT devices (ΔW, between effective and on-mask device 
widths) can be carried out using the linear relationship between drain current (Id) and channel width 
(WM) with following equation [6]: 
M
M
g
tot
d
gd L
WWVVVI  )()(   (5) 
where ρtot represents the total sheet resistance containing both channel and series resistance. Extrapo-
lation to zero gate width led to a value of  55 nm for ΔW, as shown in Fig. 6(a). Similarly, the linear 
relationship between gate-to-channel capacitance (Cgc) and channel width (WM) can provide ΔW. In-
deed, Cgc can be expressed as [7, 8]: 
 
Figure 6. (a) Drain current Id versus gate width for extraction of ΔW ( 55 nm). (b) Gate-to-
channel capacitance Cgc versus gate width for extraction of ΔW ( 60 nm). For better accuracy of 
Cgc values, long JLT devices (L = 10 ȝm) were used, in arrays of 50 parallel channels. Devices 
were biased in the linear regime of operation with Vd = 50 mV. 
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 )( WWLCC MMoxgc   (6) 
where Cox is the oxide capacitance per unit area. For long devices, LM can be used instead of Leff in 
this equation. A value of  60 nm, which fits well to previous value ( 55 nm), was extracted from the 
plot of Cgc versus WM in Fig. 6(b). However, the value of  60 nm obtained from the Cgc versus WM 
plot might be closer to the exact value of ΔW, because there is no mobility degradation and series re-
sistance effects in this method. 
 
Mobility 
Figure 7 shows the low field electron mobility (ȝ0) and the maximum field effect mobility (ȝfemax) as a 
function of effective channel length (Leff) for JLT devices with different doping levels (1×10
19
 cm
-3
 
and 2×10
19
 cm
-3
). The low-field mobility was extracted from the square of Y-function slope 
(dY/dVgf)
2
, taken in the linear region of Y(Vgf) which is observed in accumulation, using the follow-
ing relationship [5]: 
dox
gf
VC
L
W
dV
dY 


0
2   (7) 
Extraction was performed for Vgf  1.0 V, larger than Vfb (refer to Fig. 2(c)). The low-field mobility 
ȝ0 extracted by equation 7 has the advantage of not being subjected to the influence of mobility atten-
uation or series resistance effect, as it is based on the Y-function method. In contrast, the maximum 
field-effect mobility ȝfemax deduced from the maximum gm, with Equation 8 below, is reliable for long 
gate lengths only, due to degradation effect by RSD at small gate lengths. 
dox
m
fe VCW
Lg   max_max  (8) 
As shown in Figure 7, the extracted ȝ0 was close to ȝfemax for long gate lengths only. They both give 
evidence of a degradation at higher doping concentration (2×10
19
 cm
-3
) compared to the value ob-
tained at relatively lower doping concentration (1×10
19
 cm
-3
), consistently with an increased impurity 
scattering in more heavily doped channels. Moreover, they both show degradation at short gate length, 
although the field-effect mobility seems to be affected at much larger gate length. A possible error in 
our Y function extraction of ȝ0 could arise from the fact that the current in JLT devices flows not only 
through the accumulation channel but also through the neutral channel below. This adds a constant 
charge of q·Nd·W·L·tsi independent on Vgf, where tsi is the thickness of the silicon film.  
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However, using an analytical model of JLT devices in the depletion approximation [4], it can be 
shown that the error introduced by the constant channel conductance in extracting µ0 from Y-function 
slope is at first order equal to (qNdtsi)/Cox. In our case, considering a maximum doping level of 
2×10
19
 cm
-3
 and a typical value of θ  0.1 V-1, the maximum error on the low field mobility shown in 
Fig. 7 is about 10%. Therefore, the degradation of the low-field mobility µ0 extracted from Y-function 
is well reliable and reflects a physically based degradation of the mobility at small gate length, regard-
less of channel doping. This feature could be likely associated to process induced defects near source 
and drain regions as in inversion mode thin film FDSOI devices [9]. Moreover, note that, unlike µ0, 
µfemax mobility data are much more degraded at short L, due to strong impact of series resistance, not 
eliminated in the latter case. Finally, it should be mentioned that the ȝ0 values of  130 cm2V-1s-1 
(1×10
19
 cm
-3
) and  100 cm2V-1s-1 (2×1019 cm-3) which were found here for long channels are compa-
rable to the value of bulk silicon electron mobility reported by C. Jacoboni et al. for the same range of 
doping levels [10]. 
 
Drain induced barrier lowering (DIBL) 
The DIBL of JLT devices with nanowire like structures (WM = 80 nm i.e. Weff  20 nm) was dis-
cussed comparatively to IM devices featuring the same structure. The DIBδ parameter Ȝ can be ob-
tained by the normalized sensitivity of the saturation drain current with respect to the gate voltage 
sensitivity as [11]: 
                     
d
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s a td
g
d
d
d
I
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I
g
dV
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Id __)ln()ln( 
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         (9) 
 
Figure 7. Low field electron mobility 
(ȝ0) and maximum field effect mobili-
ty (ȝfemax) of wide JLT devices 
(W = 10 ȝm) as a function of effective 
gate length (Leff) for two different 
doping levels (red curve: 1×10
19
 cm
-3
 
and blue curve: 2×10
19
 cm
-3
). 
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Where gd_sat and gm_sat mean the saturation output conductance and the saturation transconductance, 
respectively. Equation 9 allows the DIBL to be determined for all the regions of transistor operation, 
including subthreshold region, while avoiding the uncertainties related to the extraction of Vth [11]. 
DIBL was extracted from characteristics such as that of Fig. 8(a), which was obtained for Leff = 40 nm.  
 
It was plotted versus effective lengths in Fig. 8(b) for all regimes of JLT operation, such as near flat-
band and accumulation as well as subthreshold regimes. Comparison to the DIBL of IM devices is 
displayed in Fig. 8(c). Near subthreshold, DIBL was found similar for JLT and IM devices. For long 
channels, DIBL was slightly smaller for JLTs, but the values were similar at short gate length due to 
faster degradation for JLTs. The main difference occurred at large Vgf. The larger DIBL found for JLT 
devices at high Vgf might be a consequence of the presence of the neutral channel below the accumu-
lation channel. This neutral channel, which is not affected by the gate electric field in the accumula-
tion regime of operation, could result in reduced gate controllability. It is also known that the DIBL of 
JLT devices is sensitive to channel doping concentrations [4]. However, further studies are needed to 
fully elucidate this issue. 
 
 
Figure 8. (a) Drain current (Id) versus 
drain voltage Vd of a narrow and short JLT 
(Weff  20 nm, Leff  40 nm) for various 
values of Vgf. (b) DIBL variation of JLT 
devices by varying Leff. (c) Compared 
DIBL variation of inversion-mode (IM) 
transistors and JLTs featuring the same 
structure. 
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2.1.3.2 Electrical parameters of JLT devices based on Capacitance-Voltage characteristics 
Typical gate-to-channel capacitance (Cgc) curves, as shown in lower inset of Fig. 9, were obtained on 
a long channel JLT device (L = W = 10 ȝm) when varying substrate bias (Vgb) in the range of -30 V to 
+30 V. The darker lines on the plots in Fig. 9 were obtained with Vgb = 0 V. Back-gate biasing affects 
the carrier and electric field distributions in thin silicon on insulator films. It is a useful biasing 
scheme to study charge coupling effects, separate front and back interfaces or modulate Vth in ultra-
thin body fully-depleted (FD) SOI devices [12]. This biasing scheme was implemented here for the 
JLT. 
 
Threshold and flat-band voltages as a function of back-gating 
The Cgc values measured at Vgf leading to fully depleted channel (Vgf < Vth) were very small, and only 
limited by a constant parasitic capacitance.  
 
 
Figure 9. Derivative of gm (upper) and of Cgc (lower) for large JLT devices (W = L = 10 ȝm) with 
various values of the substrate bias voltage Vgb. The two peaks, in both dgm/dVgf and dCgc/dVgf, 
were observed even in the condition of Vgb = 0 V (blue curve). 
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As Vgf was increased (above threshold voltage Vth), Cgc started to increase as a result of the formation 
of the bulk neutral channel and of the squeezing of the depleted region. This led to a first shoulder on 
the Cgc (Vgf) plots, which was indicative of the partially depleted state and was therefore shifted by 
back-biasing. Another shoulder, independent of back-bias, appeared at flat band. In order to better 
visualize these features, we calculated the derivative of Cgc (dCgc/dVgf) as well as the derivative of the 
transconductance (dgm/dVgf). Both are plotted in Fig. 9. The first peak of the dCgc/dVgf plot corre-
sponds to the conduction threshold Vth, separating full depletion state from partial depletion regime, 
while the second peak, independent of Vgb, corresponds to the flat-band voltage (Vfb  0.24 V) where 
the depletion region in the channel has completely vanished. The mobility degradation and series re-
sistance effects alter the dgm/dVgf. This explains why there are differences in the peak positions de-
duced from dCgc/dVgf and dgm/dVgf, even though the methods are quite similar in principle [12]. 
 
 
 
Gate-voltage dependent split C-V mobility 
Figure 10 shows the effective mobility (ȝeff) deduced by split C-V method from the results of Fig. 9 
using the following equation: 
WVVnq
VIL
dgfs
gfd
eff   )( )(  (10) 
 
Figure 10. Effective mobility (ȝeff) deduced from the results in Fig. 9 versus Vgf with Vgb ranging 
from -30 V to +30 V. Extracted ȝeff could be distinguished as dominated by bulk conduction or by 
accumulation, the two regimes being separated by Vfb. The schematic view explains the operation 
modes of JLT devices according to gate voltages. 
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where Vd is the applied drain voltage (50 mV) and ns denotes the sheet density of mobile carriers in 
the channel, which is deduced by integration of Cgc: 
  gfgfgcs dVWLq VCn )(  (11) 
The ȝeff could be distinguished as dominated by volume conduction (left-hand side) or accumulation 
(right-hand side), with Vfb  0.24 V separating the two regimes as shown in Fig. 10. 
 
 
Doping level 
The channel doping concentration can be deduced from sheet carrier density at flat-band. The value of 
ns deduced from Cgc integration (Eq. 11) was plotted in Fig. 11(a) as a function of Vgf, for the condi-
tion Vgb = 0V. The doping level was determined from mobile carrier density (ns_fb) at the estimated 
flat-band voltage ( 0.24 V) as: 
sidfbs tNn _  (12) 
The value of Nd ( 4×1018 cm-3) which is extracted by this method is lower than the targeted value of 
1×10
19
 cm
-3
. Moreover, this method for calculating channel doping is quite sensitive to the value of 
 
Figure 11. (a) Sheet density of mobile electrons (ns) according to Vgf. ns_fb is the sheet density of 
mobile carriers at the flat-band voltage estimated from Fig. 9 ( 0.24 V). (b) Doping level (Nd) 
from Maserjian function plotted against Vgf for two values of the targeted doping level: 
1×10
19
 cm
-3
 (red curve) or twice as much (2×10
19
 cm
-3
, grey curve). The values of Nd extracted 
from the plateau of the plots were  5×1018 cm-3 and  8×1018 cm-3, respectively. 
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Vfb. Another method for doping level extraction is based on the Maserjian function (YM) which is 
written [13, 14]: 
s
sc
scgf
gc
gc
M
V
C
CV
C
C
Y  33 11  (13) 
where Csc and Vs are the semiconductor capacitance and the front surface potential, respectively. The 
YM function is independent of oxide capacitance and depends on substrate characteristics only. Dop-
ing concentration Nd can be calculated by equation 14, as in the conventional 1/C
2
 versus Vg plot in 
the depletion regime, as [13]: 
Msi
d
Yq
N   1  (14) 
where İsi refers to silicon permittivity. The value of Nd which is representative of channel doping level 
was extracted from the plateau in the plot of doping level versus Vgf, as shown in Fig. 11(b). The ex-
tracted value was  5×1018 cm-3, which is slightly closer to the targeted doping level (1×1019 cm-3). 
Similar extraction provided a  8×1018 cm-3 value for Nd for a targeted doping level of 2×1019 cm-3, as 
shown by the grey curve in Fig. 11(b). Finally, it should be emphasized that these extracted doping 
levels are perfectly consistent with the low field mobility values previously shown in Fig. 7 for long 
channels and bulk silicon data [10]. 
 
 
 
 
 
 
 
Figure 12. Simulation results 
showing the carrier 
concentration at back and 
front interface of Si channel. 
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Consideration regarding the accumulation channel at the back-side interface 
The applied back gate voltage (Vgb) cannot make the accumulation channel due to very thick BOX 
oxide of 145 nm. The value of electric field from the back gate is too small to make the accumulation 
channel at the back side interface even at Vgb = 30 V, which is different from traditional inversion 
mode transistor [12]. We confirmed the above fact in JLT devices through the numerical simulation 
(FlexPDE software) results as shown in Fig. 12. Figure 12 shows the distributions of carrier concen-
trations at back and front interface, between Si channel and top gate oxide or BOX, with the condition 
of Vgb = 30 V and Vgf at first peak point on dCgc/dVgf. We can see that there is the neutral channel (≈ 
6×10
18
 /cm
3
) at back interface between Si channel and BOX, not the accumulation channel. 
 
2.1.4 Conclusions 
Junctionless transistors (JLT) fabricated at CEA-LETI on (100) SOI wafers with 145 nm thick BOX 
and ≈ 9 nm thick silicon have been extensively characterized. Both nanowire-like geometries with tri-
gate structure (WM = 80 nm) as well as planar structures (WM = 10 ȝm) were studied. Their electrical 
parameters were extracted by Current-Voltage (I-V) and Capacitance-Voltage (C-V) characterization, 
based on methodologies which were drawn from those used for inversion-mode (IM) transistors. 
These methodologies were systematically and analytically revisited to account for the specificities of 
JLT operation. Interestingly, experimental results brought evidence of the unique properties of JLT 
devices, such as the observation of two slopes in the Y-function and of two peaks in the dgm/dVgf and 
dCgc/dVgf plots, each of them being associated to the neutral and accumulation channel, respectively. 
We extracted a broad range of electrical parameters such as conduction threshold (Vth), flat-band volt-
age (Vfb), drain induced barrier lowering (DIBδ), low field mobility (ȝ0) and doping concentrations 
(Nd). Their variation with gate length, doping level and back-gating was discussed, and a comparison 
with inversion mode transistors carried out. 
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2.2 Effects of channel width variation on electrical characteristics of tri-
gate junctionless transistors 
2.2.1 Introduction 
Junctionless transistors (JLT) is considered as a possible candidate for the realization of sub 22 nm 
CMOS devices, owing to their promising advantages such as quite simple device structures without 
PN junction and the bulk conduction based operation principle [1-3, 15]. Recently, most of attention 
has been focused on JLT devices with a nanowire structure so far, which exhibits better immunity 
against short channel effects (SCE). However, JLT devices with a planar structure show more clearly 
their unique intrinsic properties than nanowire like JLT devices [16]. For instance, the conduction 
threshold (Vth) and flat-band voltage (Vfb), which are key parameters in JLT devices operation, were 
clearly revealed through the derivative of gate to channel capacitance (dCgc/dVg) in wide planar JLT 
devices only. Therefore, the electrical properties of JLT devices depending on width variation, from 
planar to nanowire like structure, can provide helpful information for their practical applications as 
well as for a better understanding of JLT devices with a nanowire structure. 
In this chapter, the electrical characteristics of tri-gate JLT devices with various widths were investi-
gated in terms of Vth, Vfb and effective mobility (μeff) data analyses. The overall electrical behavior of 
tri-gate JLT devices with very narrow structure (top-effective width Wtop_eff ≈ 25 nm) was strongly 
affected by the sidewall gate effect. In addition, the experimental results related to the sidewall gate 
effect were confirmed by two-dimensional (2D) numerical simulations. 
 
2.2.2 Device fabrication and experiment 
For this study, N-type tri-gate JLT devices were fabricated at CEA-LETI on (100) SOI wafers with 
145 nm thick buried oxide (BOX) [17]. After thinning Si body down to ≈ 9.4 nm, a full-sheet implan-
tation was carried out before active patterning with a phosphorus doping targeted at 1×10
19
 cm
-3
 and 
the effective doping concentration extracted from εaserjian’s function (YM) was ≈ 0.5×1019 cm-3 [16]. 
The high-k gate stack is composed of HfSiON/ TiN/ Polysilicon, with an equivalent oxide thickness 
of 1.2 nm. Figure 13(a) displays the schematic architecture of the tri-gate JLT devices as well as the 
transmission electron microscopy (TEM) cross-section of a narrow device, showing well defined gate 
stack. On-mask gate width WM was ranging from 1ȝm down to 100 nm and the top channel width 
difference ΔWtop as defined in Fig. 13(b), which amounted to ≈ 75 nm, was obtained by the linear re-
lationship between Cgc and WM at strong accumulation operation regime of the tri-gate JLT devices [6, 
16]. For a better accuracy of the Cgc values, the tri-gate JLT devices with very long gate length (L = 
10 ȝm) were selected, in arrays of 50 channels. 
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The capacitance-voltage measurements C-V were recorded using an HP4294a with a 50 mV small 
signal at 500 kHz and the current-voltage I-V characteristics were taken out using HP4155a measure-
ment unit. Besides, FlexPDE 5.0 software based on the finite element method was used for 2D Pois-
son equation numerical simulations. 
 
2.2.3 Experimental results and discussion 
2.2.3.1 Experimental results 
Gate-to-channel capacitance (Cgc) curves versus gate voltage Vg normalized by maximum Cgc values 
were obtained on the tri-gate JLT devices with various top-effective widths (Wtop_eff) as shown in Fig. 
14(a).  
 
Figure 13. Schematic architecture of the tri-gate JLT devices (left) and transmission electron mi-
croscopy (TEM) cross-section (right) showing well defined gate stack with thinned Si body. (b) 
Illustration explaining the defined WM, Wtop_eff and ΔWtop. 
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As Vg is increased, the normalized Cgc starts to increase as a result of the formation of the bulk neutral 
channel in the initially fully-depleted channel. This allows that a first shoulder (left-hand side) ap-
peared on the normalized Cgc plots, which indicates the partially depleted state. On the other hand, 
another shoulder (right-hand side) on the normalized Cgc corresponds to the border between partial 
depletion and accumulation mode of tri-gate JLT devices. Interestingly, the first shoulder shape was 
shrinking as decreasing Wtop_eff and completely vanished in the tri-gate JLT device with Wtop_eff = 25 
nm. As decreasing Wtop_eff, the amount of bulk neutral channel in the tri-gate JLT devices is relatively 
getting smaller as compared to that of surface accumulation channel. Accordingly, the reduced portion 
of neutral channel as regard to the accumulation channel in the narrow structure makes the first shoul-
 
Figure 14. (a) Normalized Cgc as a function of Vg with varying Wtop_eff and (b) corresponding 
dCgc/dVg normalized by its second peak (right-hand side) values. 
CHAPTER 2. Electrical characterization of junctionless transistors 
55 
der shrinking on the normalized Cgc(Vg) curves. 
 
Figure 14(b) shows the derivative of Cgc (dCgc/dVg) normalized by its second peak (right-hand side) 
values. The first peak of the normalized dCgc/dVg plot corresponds to the conduction threshold voltage 
Vth and the second peak denotes the flat-band voltage Vfb [16]. As decreasing Wtop_eff, the height of the 
first peak is getting smaller due to the reduced influence of the bulk neutral channel with respect to 
the surface accumulation channel. In addition, it should be noted that Vth (first peak position) was in-
creased as decreasing Wtop_eff, while Vfb position doesn’t change. For wide top-effective widths, the 
electrical behavior of tri-gate JLT device shows a planar behavior because the JLT device is mainly 
controlled by the top gate. Whereas, for narrow top-effective widths, the sidewall gate as well as the 
top gate mainly control the overall potential distribution in the channel of the JLT devices. In the case 
of partial depletion operation, the sidewall gate effect through the depletion region strongly affects the 
formation of the bulk neutral channel and causes a tri-gate behavior. That is the reason why Vth was 
changed as reducing Wtop_eff. In particular, only a single peak (dotted curve) as shown in Fig. 14(b) 
was observed in the JLT device with the shortest Wtop_eff = 25 nm. This feature shows that the sidewall 
gate effect is very strong in such a very narrow structure. This is in agreement with Choi et al. results, 
who reported the rise of Vth as reducing the width in gate-all-around (GAA) JLT devices. They also 
demonstrated the fact that the width dependent Vth variation in JLT devices was much larger than that 
in inversion-mode (IM) transistors [18]. 
 
 
 
Figure 15 shows the effective mobility (μeff) as a function of the gate voltage overdrive (Vg-Vth), de-
duced by using the following equation: 
 
 
Figure 15. ȝeff as a func-
tion of gate voltage over-
drive (Vg-Vth) with vary-
ing Wtop_eff. In order to 
obtain drain current (Id), 
the devices are biased in 
the linear regime of oper-
ation with Vd = 50 mV. 
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eff VQ
IL  2                 (1) 
where Q is the mobile channel charge derived from integration of Cgc vs Vg and Vd is the applied drain 
voltage (here 50 mV). The trend of μeff in very narrow JLT device (Wtop_eff = 25 nm) is highly deviated 
from those in wide JLT devices. The sidewall gate effect in a narrow structure makes the different 
mobile charge distribution comparable to that in a wide structure. As a result, the change in the distri-
bution of mobile charges in narrow width devices induced a μeff deviation as compared to wide JLT 
devices.  
 
2.2.3.2 2D numerical simulation results of the sidewall gate effect 
2D numerical simulations of the Poisson equation was carried out for confirming the strong sidewall 
gate effect causing a tri-gate behavior in tri-gate JLT devices with a narrow Wtop_eff. The trend of the 
normalized Cgc(Vg) and dCgc/dVg(Vg) as shown in Fig. 16 was quite consistent to that in previous ex-
perimental results reported in Fig. 14. 
 
As decreasing Wtop from 300 nm to 10 nm, the shrinkage of the first shoulder, which is related to bulk 
neutral channel in the partial depletion mode, is clearly observed as shown in Fig. 16(a). In addition, 
the second peak (Vfb) in Fig. 16(b) is keeping constant, while the position and height of the first peak 
(Vth) is also increasing and getting smaller, respectively. Interestingly, the first peak point is going to-
ward the second peak in the true tri-gate structures (from Wtop = 30 nm). Finally, the JLT device with a 
very narrow structure of Wtop = 10 nm shows only a single peak on the normalized dCgc/dVg(Vg) (dot-
 
Figure 16. Same plots as in Fig. 14: (a) normalized Cgc with various Wtop and (b) corresponding 
dCgc/dVg normalized by its second peak (Vfb) in the simulated tri-gate JLT devices. 
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ted curve) in Fig. 16(b), owing to the strong sidewall gate effect in that structure. 
The Vth extracted from the first peak in Fig. 16(b) was plotted as a function of Wtop (black curve) as 
shown in Fig. 17(a). For relatively large widths, the Vth was slightly increasing as decreasing Wtop. 
However, below Wtop = 50 nm, it was dramatically raised. This result means that the sidewall gate 
effect starts manifesting strongly in that regime.  
 
In addition, as increasing doping concentration, the Vth at the same Wtop is reduced and its variation by 
changing Wtop is much increased as shown in red curve of Fig. 17(a). The μeff behavior depending on 
Wtop variation as shown in Fig. 17(b) was also similar to that of experimental results reported in Fig. 
15. For instance, in the case of Wtop = 10 nm, the μeff curve as shown in Fig. 17(b) is noticeably devi-
ated from the others, because the sidewall gate effect is very strong in this structure. It should be men-
tioned that, for the calculation of μeff in the simulation, a universal relationship between the effective 
channel mobility and the transverse electrical field was used as [19, 20]: 
 

c
eff
eff
E
E1
0          (2) 
where μ0, Eeff, Ec and α represent low-field mobility, effective transverse electrical field, critical elec-
tric field and exponent for mobility attenuation, respectively. 
 
In order to clarify the sidewall gate effect in tri-gate JLT devices, the potential distribution, along the 
arrow line across the center of Si body in the inset of Fig. 18(a), has been calculated for various Wtop 
as shown in Fig. 18. Fig. 18(b) shows the potential distribution in the partially depleted state (Vg < 
 
Figure 17. (a) Calculated Vth as a function of Wtop. (b) ȝeff as a function of gate voltage overdrive 
(Vg-Vth) in the simulated tri-gate JLT devices. 
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Vfb) of tri-gate JLT devices. For large widths, the potential distribution across the channel is mainly 
governed by the Vg applied from the top gate only. However, as decreasing the width, the influence 
from the sidewall gate is strengthened as much as that from the top gate.  
 
 
Therefore, for narrow structures  (Wtop < 50 nm), the large variations on the potential distribution 
was observed as shown in Fig. 18(b), while the potential distribution behavior for wide devices 
showed almost the same trend regardless of varying Wtop. On the other hand, when the applied Vg is 
around Vfb, there were no significant differences with respect to Wtop variation (for both narrow and 
wide widths) on the potential distribution in Fig. 18(a). This explains why the second peak (Vfb) on 
the normalized dCgc/dVg(Vg) doesn’t shift in Fig. 14(b) and Fig. 16(b), even though the first peak (Vth) 
is increasing as reducing Wtop_eff or Wtop. 
 
 
Figure 18. Calculated potential distribution along the arrow line (1  2 in inset) in the tri-gate 
JLT devices with varying Wtop: (a) at around flat-band condition (Vg = 0.5V) and (b) at the partial-
ly depleted state (Vg = 0V). 
 
 
 
 
Figure 19. The effective mo-
bility behavior considered 
with quantum effects and its 
comparison to classical meth-
od. 
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Actually quantum effects were taken into account using the Hansch approximation for the carrier pro-
file. In this study, we couldn’t find significant difference between classical and quantum results as can 
be seen from the plots with Wtop = 10 nm device (Fig. 19). Note also that multi-gate FETs are signifi-
cantly affected by quantum effects when their thickness and width reach values that are less than 10 
nanometers [21]. 
 
2.2.4 Conclusions 
The width dependent electrical behavior of tri-gate Junctionless transistors (JLT) was investigated, 
experimentally. As decreasing the top-effective width (Wtop_eff), the first shoulder on the normalized 
gate-to-channel capacitance characteristics Cgc(Vg) was shrunk and the first peak on the normalized 
dCgc/dVg(Vg) related to threshold voltage (Vth) was lowered in amplitude and its position was up-
shifted, while the flat-band voltage (Vfb) location doesn’t change. This is because the amount of bulk 
neutral channel in tri-gate JLT devices with a narrow structure is getting smaller as compared to the 
contributions of surface accumulation channels and the sidewall gate effect also strengthens. Moreo-
ver, the trend of the effective mobility (μeff) in very narrow JLT devices (Wtop_eff = 25 nm) was found 
noticeably different from those in wide JLT devices, due to the strong sidewall gate effect. Finally, the 
sidewall gate effect was also proved through 2D Poisson equation numerical simulations, which were 
quite consistent to the experimental results. 
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Chapter 3 
 
Low-temperature electrical 
characterization of     
junctionless transistors 
 
The electrical performance of Junctionless transistors (JLT) with planar structures was investigated 
under low-temperature and compared to that of the traditional inversion-mode (IM) transistors. The 
low-field mobility (μ0) of JLT devices was found to be limited by phonon and neutral defects scatter-
ing mechanisms for long gate lengths, whereas scattering by charged and neutral defects mostly dom-
inated for short gate lengths, likely due to the defects induced by the source/drain (S/D) implantation 
added in the process. Moreover, the temperature dependence of flat-band voltage (Vfb), threshold 
voltage (Vth) and subthreshold swing (S) of JLT devices was also discussed. 
 
 
3.1 Introduction 
Junctionless transistors (JLT) are currently in the spotlight, owing to the advantages which are ex-
pected from their simple structure, without PN junctions, and from their operation principle, based on 
bulk conduction instead of surface conduction for the standard inversion-mode (IM) MOSFET [1]. 
For example, JLT devices are known as more robust than IM transistors in terms of effective gate 
length variability and mobility degradation by transverse electric field. However, JLT devices are fac-
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ing some issues such as mobility degradation by their high channel doping, reduced gate controllabil-
ity due to partial depletion regions, and threshold voltage variability induced by fluctuation of silicon 
thickness and doping atoms spatial distribution. Many specific electrical properties of JLT devices 
have been investigated, so far mainly at room temperature [1-4]. In particular, JLT devices with pla-
nar structures recently revealed very interesting features, including two peaks in the plots of transcon-
ductance derivative, which distinguish the (bulk) neutral and (surface) accumulation channels [5]. On-
ly few papers have dealt with low temperature operation, concentrating mainly on the identification of 
conductance oscillations in nanowire JLTs [6], and on temperature dependence of the threshold volt-
age of such narrow structures [7]. More generally, low-temperature characterization allows for a bet-
ter understanding of physical operation and electrical performance of electronic devices [8, 9]. Extrac-
tion of the electrical parameters of JLT devices in the low-temperature range is a powerful tool to get 
deeper insight into their operation mechanism and more quantitative information about their perfor-
mance. 
This chapter deals with JLT devices with a planar structure (W = 10 μm) fabricated from silic
on on insulator (SOI) wafers with a silicon thickness tsi of 9.4 nm. The electrical parameters 
of JLT devices were extracted at low-temperature and compared to those of IM transistors fab
ricated by the same process including an additional implantation on source and drain (S/D) regions, 
except for channel doping concentration. The electrical performances of JLT devices, including 
scattering mechanisms and short channel effects, are discussed based on an analysis of temper
ature dependence of low-field mobility, threshold voltage, flat-band voltage and subthreshold s
wing. 
 
3.2 Device fabrication and experiment 
This study was based on N-type JLT devices with high-k/ metal gate stack, fabricated at CEA-LETI 
on (100) SOI wafers with 145 nm thick buried oxide (BOX) and a Si body thinned down to 9.4 nm. A 
full-sheet implantation was performed before active patterning with a phosphorus doping targeted at 
1×10
19
 cm
−3
 or 2×10
19
 cm
−3
. The gate is composed of HfSiON/ TiN/ Polysilicon, with an equivalent 
oxide thickness of 1.2 nm. An additional implantation was performed to S/D regions with the aim of 
improving electrical performance by reducing access resistance. The S/D implantation process (dop-
ing level ≈ 1020 cm−3) is exactly same with that of IM transistors. Figure 1 displays the schematic ar-
chitecture of the fabricated JLT devices, as well as a transmission electron microscopy (TEM) cross-
section showing well defined gate stack on the thinned Si channel. On-mask gate length LM ranged 
from 1 ȝm down to γ0 nm and on-mask gate width WM was 10 ȝm. 
The I-V current-voltage characteristics were recorded using an HP4156b measurement unit, wh
CHAPTER 3. Low-temperature electrical characterization of junctionless transistors 
65 
ile temperature was varied from 80 K to 350 K. The channel length difference Δδ between ef
fective and on mask channel lengths, which amounted to 10 nm, was obtained by the transfer 
length method (TLM) [10]. 
 
 
3.3 Experimental results and discussion 
3.3.1 I-V characteristics at low-temperature 
Drain current (Id) of JLT devices for short and long gate lengths (i. e. effective length Leff = 20 nm, 
and L = 1 μm, respectively) was measured as a function of gate voltage (Vg), with temperature vary-
ing in the range of 80 K to 350 K (Figs. 2(a) and 2(c)). The common intersection point, the so called 
zero-temperature coefficient (ZTC) point [11], where Id does not depend on temperature due to the 
compensated temperature effects of mobility and conduction threshold voltage (Vth), was found only 
for long gate lengths (Fig. 2(c)). This feature is explained from the fact that Vth and carrier mobility 
were both increased at decreasing temperature for long gate length, while they varied in opposite di-
rections (increased and decreased, respectively) at decreasing temperature for short gate length. In 
contrast, for IM transistors featuring the same structure as JLT devices (Figs. 3(a) and 3(c)), the ZTC 
 
 
 
 
 
Figure 1. Schematic architec-
ture of the fabricated JLT de-
vices (lower) and transmission 
electron microscopy (TEM) 
cross-section showing well 
defined gate stack with thinned 
Si body (upper). An HfSiON/ 
TiN/ Polysilicon gate stack 
(EOT = 1.2 nm) was used and 
an additional source/drain 
(S/D) implantation was per-
formed to reduce S/D access 
resistance. 
CHAPTER 3. Low-temperature electrical characterization of junctionless transistors 
66 
was found for both short and long gate lengths, consistently with an increase of Vth and carrier mobili-
ty at low temperature, whatever the gate length. 
 
For JLT devices, the corresponding transconductance (gm) and transconductance derivative (dgm/dVg) 
were plotted in Figs. 2(b) and 2(d), respectively. Two peaks were observed on the dgm/dVg plots (red 
curve), but for long gate length only (Fig. 2(d)), owing to reduced mobility degradation and series 
resistance effects as compared to short gate length. The existence of these two peaks in long JLTs is a 
clear difference with IM transistors [5], which normally show one single peak regardless of gate 
length as confirmed in Figs. 3(b) and 3(d). As already discussed in a previous paper [5], the first peak 
(left-hand side peak) in Fig. 2(d) is representative of Vth, which corresponds to the turning point from 
full to partial depletion in the channel, whereas the second peak (right-hand side peak) gives the flat-
 
Figure 2. Drain current Id of JLT devices measured as a function of Vg with temperature varying 
in the range of 80 K to 350 K, together with the corresponding transconductance gm (gray) and 
derivative of transconductance dgm/dVg (red). Gate width is W = 10 ȝm and targeted doping level 
Nd = 10
19
 cm
−3
. Devices are biased in the linear regime of operation with Vd = 20 mV. 
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band (Vfb) position, separating bulk neutral channel from surface accumulation. Interestingly, dgm/dVg 
plots in Fig. 2(d) clearly show that the Vfb and Vth of JLT devices were increased at decreasing tem-
perature. The Vth of IM transistors, derived from the peak points in dgm/dVg plots as shown in Figs. 
3(b) and 3(d), was also increased at low temperature. 
 
 
3.3.2 Temperature dependences of threshold and flat-band voltage 
The temperature dependence of Vfb and Vth is displayed in Fig. 4(a) for JLT devices with a long gate 
(L = 1 μm). The positions of the first and second peaks in the dgm/dVg plots (Fig. 2 (d)) were selected 
for the determination of Vth and Vfb, respectively. It is known that the Vth of JLT devices can be de-
rived from the depletion approximation or the charge-based analytical model according to the follow-
ing equation, valid for wide structures [4, 12]: 
 
Figure 3. Same plots as in Figure 2 for IM transistors featuring exactly the same structures as JLT 
devices. Devices are biased in the linear regime of operation with Vd = 20 mV. 
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where q, Nd, εsi and Cox denote electronic charge, doping concentration in the channel, silicon permit-
tivity and gate oxide capacitance per unit area, respectively. From Equation 1, threshold voltage varia-
tion with temperature (dVth/dT) should be equal to the flat-band voltage variation (dVfb/dT), because 
the Vth term in equation 1 contains temperature independent parameters only, except for Vfb. This ex-
plains why there was no significant difference between the variations of Vth and Vfb with temperature 
in Fig. 4(a). 
 
In addition, the Vfb and dVfb/dT of JLT devices can be written as an explicit function of temperature, 
as: 
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Figure 4. (a) Temperature dependences of Vfb and Vth of JLT device with L = 1 ȝm. The Vth and 
Vfb were extracted from the positions of the first and second peaks in the dgm/dVg plots as shown 
in Fig. 2(d). (b) Temperature dependent Vth of IM transistor with L = 1 ȝm, which was obtained 
from the peak points of dgm/dVg plots in Fig. 3 (d). 
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where ΦM, χ, k and ni denote metal work function, electron affinity, Boltzmann constant and intrinsic 
carrier density, respectively. The ni is also affected by temperature according to following relationship 
[13]: 
kT
E
ii
g
eTnn 22
3
0
  (4) 
where Eg is the energy band-gap and ni0 is around 3.9×1016 cm-3 in silicon. The dVfb/dT value of 
≈ − 0.56 mV/K which was extracted from Fig. 4 (a) is comparable to the one, of ≈ − 0.25 to 
− 0.40 mV/K, which was calculated based on equations 1-4. 
On the other hand, the Vth of undoped fully depleted (FD) SOI transistors with a thick BOX can be 
obtained in first approximation by [14]: 
   siioxMith tnq qkTCqkTV /ln  (5) 
where ΦMi represents the work-function difference between metal gate and intrinsic silicon. In our 
case, the value of ΦMi was assumed to be close to zero, because the gate metal used was featuring a 
work function close to mid-gap. The dVth/dT (≈ − 0.52 to − 0.59 mV/K) of IM transistor, estimated 
using equations 4 and 5, was quite consistent with the value of ≈ − 0.67 mV/K extracted from experi-
mental results in Fig. 4 (b), as obtained from the selected peaks in dgm/dVg plots (in Fig. 3 (d)). 
 
3.3.3 Temperature dependences of mobility and scattering mechanisms 
The temperature dependence of low-field mobility (μ0) is shown in Fig. 5 for both JLT devices and 
IM transistors with various channel lengths. The μ0 was extracted from a Y-function based method, 
which is not affected by the mobility degradation and series resistance effects, defined as [15]: 
dox
g
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dY 
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
0
2   (6) 
where Y is equal to Id/(gm)1/2. For long gate lengths, regardless of device types, the low field mobility 
tends to increase with decreasing temperature, following a very general behavior resulting from 
acoustic phonon-dominated scattering. However, the increase rate of μ0 as temperature decreases 
(|dμ0/dT|) was smaller for JLT devices than for IM transistors. This attenuated sensitivity to tempera-
ture was attributed to the increased weight of impurity scattering in the JLT devices, which featured 
heavily doped channels, in comparison with lightly doped IM transistors. The role of impurity scatter-
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ing is further confirmed by the fact that heavily doped channels (Nd = 2×1019 cm−3) lead to a reduced 
rate of |dμ0/dT|, as can be seen in Figure 5(b).  
 
 
Moreover, it should be mentioned that the μ0 values, extracted at 300 K for long gate length JLTs 
(L = 1 μm, where the channel can reasonably be considered as free from channel edge parasitic effects, 
such as the injection of doping atoms or defects in the vicinity of the S/D regions), were found around 
of 130 cm2V−1s−1 (Nd = 1019 cm−3) and 100 cm2V−1s−1 (Nd = 21019 cm−3) and are thus fully consistent 
with bulk silicon electron mobility values reported by C. Jacoboni et al. for the same range of doping 
levels [16].  
For short gate lengths, the low-field mobility μ0 was found to slightly decrease as temperature was 
lowered for JLT devices, while it was still slightly increasing for IM transistors (although much less 
than for longer gate lengths). This feature suggests the presence of additional scattering mechanisms, 
with strong contribution to mobility μ0, in the vicinity of the S/D regions [17-19]. In order to better 
analyze the short channel behavior of low-field mobility, the μ0 values extracted for JLT devices with 
Nd = 1019 cm−3 and for IM transistors were plotted again in Fig. 6, this time as a function of gate 
 
 
Figure 5. Temperature dependence of 
low-field mobility (ȝ0) for both JLT devic-
es and IM transistors with various channel 
lengths. The experimental ȝ0 was well fit-
ted by an empirical model including the 
different mobility contributions derived 
from phonon, Coulomb and neutral de-
fects scattering mechanisms. 
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length, for only two temperatures (80 K and 300 K). Interestingly, one can note that the μ0 differences 
according to varying doping and temperature for short gate lengths are much less than those for long 
gate lengths.   
 
This feature can be interpreted by the strengthening of additional scattering mechanisms, which are 
getting the upper hand at short gate length while being suspected to be poorly influenced by channel 
doping and temperature.  
 
 
 
 
Figure 6. Low-field 
mobility (ȝ0) for JLT 
devices (Nd = 10
19
 
cm
−3
) and IM transis-
tors as a function of 
gate length for two 
temperature values 
(80 K and 300 K). 
Figure 7. Components of 
the low-field mobility as a 
function of gate length, 
indicating the dominant 
scattering mechanisms ac-
cording to device type (JLT 
or IM) and gate length. The 
mobility contribution due 
to phonon scattering could 
be kept constant, while the 
influence of neutral defects 
and Coulomb scattering 
increased as gate length 
decreased. 
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The additional scattering can be further analyzed by fitting the experimental μ0 in Fig. 5 to an empiri-
cal model based on Matthiessen’s rule as below [17]: 
neu
cph
T
T
 1
300
1
300
11
0
  (7) 
where μph, μc and μneu denote the mobility contributions derived from phonon scattering, Coulomb 
scattering and temperature independent neutral defects scattering, respectively. The values of the in-
dividual mobility components contributing to μ0 are collected in Table 1 and displayed in Fig. 7 as a 
function of gate length in order to discriminate the different mobility contributions.  
For long gate lengths, the phonon scattering and neutral defects scattering mechanisms were together 
limiting the overall μ0 behavior of JLT devices, while for IM transistors phonon scattering was domi-
nant. In particular, the influence of Coulomb and neutral defects scattering was reinforced in JLT de-
vices with higher doping concentration (Nd = 2×10
19
 cm
−3
) due to the increased impurity level and 
implantation induced defects in the channel [18]. In contrast, for short gate lengths, the μ0 of JLT de-
vices was mostly limited by Coulomb and neutral defects scattering, whereas the neutral defects scat-
tering dominated that of IM transistors.  
 
 
Table 1. Extracted values of the low field mobility components derived from a fit of experimental 
results taking into account phonon scattering (ȝph), Coulomb scattering (ȝc) and neutral defects 
scattering (ȝneu). 
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Convincingly, the extraction led to physically sounded results, such as a constant value of phonon 
scattering, whatever the gate length, operation mode and channel doping [17]. In addition, it has al-
ready been found that defects such as vacancies, interstitial atoms and clusters of (charged or neutral) 
defects can be produced near the source and drain regions of MOS devices by the S/D ion-
implantation process, and that these defects strongly attenuate mobility variation with temperature for 
shorter channels [18]. This phenomenon can explain mobility degradation at short gate length, not 
only for IM transistors, but also for the JLT devices tested here. Indeed, although it is not mandatory 
from a theoretical point of view in such JLT devices, an additional implantation was used in order to 
reduce access series resistance. In short JLT devices, this implantation is at the origin of an extra de-
fect-induced scattering, localized near the source and drain, which adds to the Coulomb scattering due 
to heavily doped channel. 
 
 
 
 
 
 
Figure 8. Temperature dependence of sub-
threshold swing (S) for JLT devices and IM 
transistors of various gate lengths. Devices 
are biased in the linear regime of operation 
with Vd = 20 mV. 
 
CHAPTER 3. Low-temperature electrical characterization of junctionless transistors 
74 
3.3.4 Subthreshold swing 
The temperature dependence of the subthreshold swing (S) extracted from S = dVg/d[log(Id)] is plot-
ted in Fig. 8 for JLT devices and IM transistors of various gate lengths. For long gate lengths, the S 
values extracted for JLT devices (Nd = 1019 cm−3) were comparable to those of IM transistors, and 
close to the ideal value, (kT/q)ln10. For shorter gate lengths, JLT devices featured only slightly 
higher S values than IM transistors. These relatively higher S values in JLT devices might originate 
from their reduced gate controllability, due to their larger equivalent electrical oxide thickness [4]. 
The S values of more heavily doped JLT devices (Nd = 2×1019 cm−3) were also slightly larger than 
those of JLT devices with Nd = 1019 cm−3, as shown in Fig. 8(c). However, for the shortest channel 
lengths, Leff = 40 nm, the subthreshold swing of IM transistor was abruptly raised due to short channel 
effects. No such increase was observed for JLT devices due to a better electrostatic immunity against 
the highly doped S/D regions, which proved to be much more robust against short channel effects in 
the subthreshold regime. This can be one of their strong advantages compared to the traditional IM 
transistors. 
 
3.4 Conclusions 
Junctionless transistors (JLT) with planar structures (W = 10 μm) were fabricated on (100) SOI wafers 
with 145 nm thick BOX and 9.4 nm thick silicon. The electrical performances of the JLT devices were 
investigated under low temperature, in the range of 80 K to 350 K, and compared to those of inver-
sion-mode (IM) transistors featuring the same structure, and fabricated by the same process except for 
channel doping level. From its overall temperature dependence, it was found that the low-field mobili-
ty (μ0) of JLT devices was limited by phonon and neutral defect scattering for long gate lengths, 
whereas Coulomb and neutral defect scattering mainly dominated for short lengths, due to defects 
induced by the additional S/D implantation process, close to source/drain (S/D) regions. There was no 
significant difference between the temperature dependent variations of flat-band (Vfb) and threshold 
(Vth) voltages extracted by the transconductance derivative (dgm/dVg) in JLT devices. Moreover, the 
subthreshold swing (S) of JLT devices was only slightly higher than that of IM transistors, due to their 
reduced gate electrostatic control. However, the robustness of the subthreshold swing against short 
channel effects for the shortest gate lengths is a strong advantage of JLT devices. Therefore, it should 
be noted that JLT devices are more robust to short channel effect in terms of S fluctuations than IM 
transistors for future technology nodes. 
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Chapter 4 
 
Low-frequency noise     
behavior of           
junctionless transistors 
 
Low-frequency (LF) noise characteristics of wide planar junctionless transistors (JLT) are investigated. 
Interestingly, carrier number fluctuation is the main contributor to the LF noise behavior of JLT de-
vices, even though their bulk conduction features are clearly proved by the extracted flat-band voltage 
(Vfb). This is explained by the fact that mobile electrons in depletion, originating from the bulk neutral 
channel or source/drain regions, can interact with slow traps in the gate oxide, giving rise in return to 
fluctuations of the charge density in the bulk neutral channel. The similar values of trap density (Nt) 
are extracted from in JLT devices and inversion-mode (IM) transistors, which also supports that the 
LF noise of JLT is well explained by the carrier number fluctuation model. 
 
4.1 Introduction 
Reduced LF noise is a quality and reliability indicator for electronic devices. It is also required for RF 
applications in order to limit phase noise. Junctionless transistors (JLT) have several promising ad-
vantages such as no need of ultra-shallow and abrupt junctions thanks to their quite simple structures 
without PN junctions, relaxed requirements for the down-scaling of gate insulator thickness and re-
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duced electric field perpendicular to the channel [1-4]. In addition, the bulk conduction of JLT devices, 
instead of surface conduction for inversion-mode (IM) transistors, is credited for reduced surface 
roughness scattering and low-frequency (LF) noise [1, 5, 6]. 
In general, in surface conduction dominated IM transistors, LF noise results from carrier number fluc-
tuations at the interfaces between channel and gate dielectric layer, whereas for bulk conduction based 
devices it arises dominantly from Hooge mobility fluctuations. Therefore, as JLT devices operate in 
the bulk conduction regime, it might be expected that their LF noise is explained by the Hooge mobil-
ity fluctuations model [7-10]. Recently, it has been shown that the regime of bulk conduction can be 
clearly observed in wide planar JLT devices through the flat-band voltage (Vfb) extracted from the 
derivative of transconductance [11]. 
This is the aim of this chapter to investigate the LF noise behavior of JLT devices with planar st
ructures (W = 10 μm), which show clear features of bulk conduction and to compare it to that 
of IM transistors fabricated with the same process except for channel doping. 
 
4.2 Device fabrication and experiment 
For this study, N-type JLT devices with high-k/ metal gate stack were fabricated at CEA-LETI 
on (100) SOI wafers with 145 nm thick buried oxide (BOX) and Si body thinned down to 9.
4 nm.  
 
 
 
 
 
 
Figure 1. Schematic architecture of 
the fabricated JLT devices (lower) 
and transmission electron microsco-
py (TEM) cross-section showing 
well defined gate stack with thinned 
Si body (upper). 
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A full-sheet implantation was performed before active regions patterning, with a phosphorus dop
ing targeted at Nd = 2×10
19
 cm
−3
. The effective doping concentration extracted from Maserjian’s 
function (YM) was ≈ 0.9×1019 cm−3 [11]. The gate was composed of an HfSiON, ALD TiN and Pol
ysilicon stack, with an equivalent oxide thickness of 1.2 nm. Figure 1 displays the schematic a
rchitecture of the fabricated JLT devices, as well as a transmission electron microscopy (TE
M) cross-section showing well defined gate stack on the thinned Si channel. The I-V current-
voltage characteristics were recorded using an HP4155a measurement unit and the LF noise 
measurements were carried out using Programmable Point-Probe Noise Measuring System (3P
NMS) from 10 Hz up to 10 kHz [12]. 
 
4.3 Experimental results and discussion 
Drain current (Id) of JδT devices with gate lengths of δ = β50 nm and δ = 1 ȝm was measured as a 
function of gate voltage (Vg) as shown in Fig. 2(a). The corresponding transconductance (gm) and de-
rivative of transconductance (dgm/dVg) were plotted in Fig. 2(b), respectively. The two peaks on the 
dgm/dVg plots (blue curve), which have been shown to be characteristic of JLT devices [11], were ob-
served. This curve shape with two peaks is clearly different from that obtained for IM transistors, 
which normally shows one single peak only, as illustrated in Fig. 2(c). The first (left-hand side) peak 
on the dgm/dVg curve in Fig. 2(b) corresponds to the conduction threshold (Vth), which is the turning 
point from full channel depletion to partial surface depletion, whereas the second (right-hand side) 
peak gives the flat-band (Vfb) position, which separates surface depletion regime, with a bulk neutral 
channel, from surface accumulation [11]. The value of Vfb for JLT device with long gate length (L = 1 
ȝm, where the channel can reasonably be considered as free from mobility degradation and series re-
sistance effects) was equal to about 0.54 V. This extracted value is fully consistent with the theoretical 
value of 0.545 V calculated using the following equation [13]: 
  idgMMSfb nNqTkEV ln2  (1) 
where ΦM, χ, Eg and ni denote metal work function, electron affinity, energy band-gap of silicon and 
intrinsic carrier density, respectively. In our case, the gate metal used was featuring a work function 
close to mid-gap. The dotted line follows the Vfb position across Figs. 2(a) and 2(b) in order to draw 
attention to the portion of the JLT devices I-V characteristics, on the left-hand side of this line, where 
current is governed by bulk conduction. 
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Figure 3(a) displays the frequency dependence of LF noise power spectrum density (PSD), as meas-
ured for JLT and IM transistors, at same drain current level (≈ 1.7 × 10−4 A). They both show typical 
1/f dependence. Variation of the normalized drain current PSD (SId/Id
2
) as a function of drain current 
was also plotted, in Fig. 3(b) for JLT devices and in Fig. 3(c) for IM transistors.  
 
 
 
 
 
Figure 2. (a) Drain current Id 
of JLT devices with W = 10 
ȝm measured as a function of 
Vg and (b) its corresponding 
transconductance gm (gray) 
and derivative of transcon-
ductance dgm/dVg (blue), (c) 
the compared Id (inset), gm 
and dgm/dVg of IM transistors 
with same structures. Devices 
are biased in the linear regime 
of operation with Vd = 50 mV. 
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There are two main models to explain LF noise in MOSFETs. One is the carrier number fluctuation 
model with correlated mobility fluctuation, originating from the flat-band voltage (Vfb) variation due 
Figure 3. (a) Typical power 
spectrum density (PSD) of 
LF noise for both JLT de-
vice and IM transistor at 
same drain current of ≈ 1.7 
× 10
−4
 A (Vd = 50 mV). (b) 
Variations of the normalized 
drain current PSD (SId/Id
2
) 
extracted at 1 kHz as a func-
tion of drain current for JLT 
devices. The inset shows the 
first order mobility attenua-
tion factor (θe) versus con-
ductance gain (ȕ) plot. (c) 
Variations of SId/Id
2
 as a 
function of drain current for 
IM transistors with the inset 
regarding (SVg/SVfb)
1/2
 ver-
sus Id/gm for the extraction 
of the Coulomb scattering 
coefficient α. 
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to slow oxide traps in the gate insulator, with associated variation of mobility due to remote Coulomb 
scattering. From this model, the normalized drain current PSD can then be expressed as [7-10]: 
fb
d
V
d
m
mdoxeff
d
I S
I
ggIC
I
S 22
2 )/1(    (2) 
where α is the Coulomb scattering coefficient, ȝeff is the effective mobility, Cox is the gate oxide ca-
pacitance per unit area and SVfb denotes the flat-band voltage PSD. The other one is the Hooge mobili-
ty fluctuation model, from which SId/Id
2
 varies approximately as Id
-1
. It is widely accepted that the car-
rier number fluctuations model is well suited to the interpretation of LF noise in surface channel de-
vices, whereas the Hooge model better explains LF noise behavior in bulk conduction based devices. 
However, it was found here that, the normalized drain current PSD was varying with drain current as 
the transconductance to drain current ratio squared (gm/Id)
2
, not only for the surface conduction domi-
nated IM transistors (Fig. 3(c)) but also for JLT devices (Fig. 3(b)). This suggests that the overall LF 
noise of JLT devices is governed by carrier number fluctuations even though the evidence of bulk 
conduction was clearly proved through the extracted Vfb as shown in Fig. 2(b). In addition, the nor-
malized drain current PSD of JLT devices in Fig. 3(b) was raising at high drain current. This is a se-
ries resistance (Rsd) effect [7]. Indeed, the Rsd extracted from the first order mobility attenuation factor 
(see inset of Fig. 3(b) [14]) was significantly larger for JLT devices (Rsd ≈ 600 Ω∙ȝm) than for the op-
timized fully depleted SOI wafer devices used as IM reference (Rsd ≈ β00 Ω∙ȝm). Using this value of 
Rsd, the normalized drain current PSD of JLT devices was well fitted in Fig. 3(b) using a revised ver-
sion of the carrier number fluctuations model of equation 2, which includes the additional channel 
current noise stemming from the Rsd as follows [7]: 
sdfb
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2 )/1(      (3) 
where SRsd represents the PSD of series resistance. No such correction was needed for the optimized 
IM transistors due to their lower series resistance. In IM transistors, it was possible to extract the Cou-
lomb scattering coefficient α from the relationship between (SVg/SVfb)1/2 and Id/gm derived from equa-
tion 2, where SVg is the input gate voltage noise (see inset of Fig. 3(c)). The extracted value of α, 
around 3.0×10
3
 Vs/C, is comparable to the typical value, of about 10
4
 Vs/C, for electrons in 
MOSFETs [9]. 
 
Figure 4(b) is schematically illustrating the possible physical mechanisms explaining why LF noise, 
could indeed originate from carrier number fluctuation in JLT devices despite their bulk conduction. 
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Although, below Vfb, the bulk neutral channel of n-type JLT devices is separated from the interface by 
the depleted region (surface depletion regime), diffusion through the depletion region followed by 
tunneling to the traps, or direct tunneling from the neutral regions to the traps, can allow some mobile 
electrons from the bulk channel or from S/D regions to interact with slow traps in the gate oxide. The 
variation of the interfacial oxide charge density (įQox), induced by the dynamic trapping-detrapping 
of the mobile electrons, causes a fluctuation of the flat band voltage, Vfb = −Qox/Cox. In turn, fluctu-
ations of Vfb are giving rise to fluctuations of the total charge density (Qsc), including mobile and 
fixed charges, in the channel located under the depletion region, as shown in Fig. 4(b). Indeed, it is set 
by charge conservation that [6]: 
ox
sc
sfbg C
QVV   (4) 
where Фs is the surface potential. This explains why the carrier number fluctuation model can fit LF 
noise for JLT devices. 
 
 
 
 
 
Figure 4. (a) The extracted trap density according to gate lengths for both JLT devices and IM 
transistors. (b) Schematic illustrating possible physical mechanisms of the LF noise behavior 
originating from the carrier number fluctuation for JLT devices based on bulk conduction. 
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In addition, the trap density (Nt) was extracted from the flat-band voltage PSD given by [7, 9, 10]: 
fWLC
NkTqS
ox
t
V fb 2
2   (5) 
where q, k, T and Ȝ denote electronic charge, Boltzmann constant, temperature and the tunnel 
attenuation distance, respectively. Trap density values extracted for both JLT devices and IM transis-
tors are displayed in Fig. 4(a). They reach very similar values (≈ 1018 cm−3eV−1) irrespective of de
vice type. This clearly supports the above mentioned explanation about carrier number fluctuati
on mechanism for LF noise behavior in JLT devices. The trap density values in Fig. 4(a) are al
so consistent with the typical values of 10
18
 ~ 10
20
 cm
−3
eV
−1
 generally found for metal gate/hi
gh-k CMOS transistors [9]. Moreover, it should be noted that D. Jang et al. recently reported that the 
carrier number fluctuations model also well explained the LF noise of JLT devices with nanowire like 
structures [15]. 
 
4.4 Additional issues regarding this study 
It is possible for mobile electrons (in bulk neutral channel) to interact with slow traps in the buried 
oxide (thick 145 nm SiO2), while the back contact was always grounded for 1/f noise measurements. 
This could affect to the overall 1/f noise behavior with interaction at the top gate oxide. However, the 
interaction at the top gate oxide (high-k) mainly dominates the overall 1/f noise behavior, since the 
carrier fluctuation at the high-k dielectrics is generally known as much higher than that at pure SiO2 
dielectrics [9]. Moreover, the extracted trap density (Nt) of ≈ 1018 cm-3eV-1 in JLT devices as shown in 
Fig. 4(a) was consistent to the typical values for high-k CMOS transistors and also was close to that in 
the counterpart, IM transistors. This proves the overall 1/f noise is dominantly derived from the trap-
ping-detrapping interaction at the high-k top gate dielectrics. 
There is Vfb difference between L = 1 ȝm and L = 250 ȝm of JLT devices due to the series resistance 
and mobility degradation effects. The Vfb of ≈ 0.54 V in the case of L = 1ȝm is closer to the exact Vfb 
value, because there is less series resistance and mobility degradation effects in long-length devices. 
Moreover, if we can extract the Vfb from dCgc/dVg, the Vfb should be very close to the exact value. 
However, Cgc measurements need as large-scale devices as possible for a better accuracy. 
The effective doping concentration extracted from εaserjian function was ≈ 0.λ × 1019 cm-3 [11]. With 
this extracted doping, the threshold voltage Vth and the maximum depletion width Wmax were calculat-
ed as ≈ – 0.54 V and ≈ 1β nm, respectively, using following equations [4]: 
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where İsi and k denotes silicon permittivity and Boltzmann constant, respectively. The Wmax ≈ 1β nm 
means that it is possible for the fully depleted state to be created in that JLT devices, since Si thick-
ness is around 9.4 nm. 
 
4.5 Conclusions 
In summary, N-type junctionless transistors (JLT) with planar structures (W = 10 μm) were fabricated 
on (100) SOI wafers with 145nm thick BOX and 9.4 nm thick silicon. The low-frequency (LF) noise 
of the JLT devices was investigated and compared to that of inversion-mode (IM) transistors with 
same structure. Interestingly, the LF noise behavior of the JLT devices was represented by a carrier 
number fluctuation model, even though the evidence of bulk conduction in the JLT devices was clear-
ly proved by the flat-band voltage (Vfb) extracted from the derivative of the transconductance 
(dgm/dVg). These results are interpreted by the possible trapping-detrapping into slow traps in the gate 
oxide of mobile electrons that diffused from the bulk neutral channel or source/drain regions into the 
depletion region or that directly tunnel from the neutral regions to the traps. The extracted trap density 
of JLT devices was quite similar to that of IM transistors. This feature also supports our finding that 
the LF noise behavior of JLT devices is originated from carrier number fluctuations. 
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Chapter 5 
 
New parameter extraction 
method for            
junctionless transistors 
 
5.1 A new method for the extraction of flat-band voltage and doping con-
centration in tri-gate junctionless transistors 
5.2 New method for the extraction of bulk channel mobility and flat-band 
voltage in junctionless transistors 
 
A new method for the extraction of flat-band voltage (Vfb) and channel doping concentration (Nd) in 
Tri-gate Junctionless transistors (JLT) is presented. The new method, based on the relationship be-
tween the top-effective width (Wtop_eff) in accumulation and the effective width (W'eff) in partial deple-
tion, enables the extraction of Vfb and Nd of JLT devices (here as ≈ 0.61 V and ≈ 6.4×1018 cm-3, re-
spectively). The validity of the new method is also proved by 2D numerical simulations. Furthermore, 
it is emphasized that the sidewall accumulation current (Id_side) behavior of Tri-gate JLT devices is 
found to decrease dramatically near Vfb, allowing an estimation of the Vfb position of JLT devices. 
   A new and simple method for the extraction of electrical parameters in junctionless transistors 
(JδTs) is presented. The bulk channel mobility (ȝbulk) and flat-band voltage (Vfb) were successfully 
extracted from the new method, based on a linear dependence between the inverse of transconduct-
ance squared (1/gm
2
) vs gate voltage in the partially depleted operation regime (Vth < Vg < Vfb). The 
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validity of the new method is also proved by 2D numerical simulation and newly defined εaserjian’s-
like function for gm of JLT devices. 
 
5.1 A new method for the extraction of flat-band voltage and doping con-
centration in tri-gate junctionless transistors 
 
5.1.1 Introduction 
Junctionless Transistors (JLT) have been considered as a possible candidate for the continuation of 
εoore’s law, owing to their promising advantages such as quite simple structures without PN junc-
tions, the relaxed requirements of gate insulator thickness in terms of the down-scaling rule and the 
reduced electric-field perpendicular to the channel [1, 2]. Especially, the operation of JLT devices is 
quite different from the standard inversion-mode (IM) transistors. Indeed, it is based on bulk conduc-
tion suspected to reduce surface roughness scattering, as well as accumulation conduction separated 
by the flat-band voltage (Vfb). However, there are also several issues related to the channel doping 
concentration (Nd) of JLT devices such as trade-off between high level of channel doping and bulk 
mobility degradation and the variability of both threshold voltage and drain induced barrier lowering 
(DIBL) [3-6]. Therefore, Vfb and Nd of JLT devices are key parameters for a better understanding of 
their physical operation. That is the reason why the exact determination of Vfb and Nd in JLT devices is 
a very important issue. 
This chapter presents a new method for the extraction of both Vfb and Nd in Tri-gate JLT devices. The 
principle of the new method is based on the fact that the electrical top-effective width (Wtop_eff) of Tri-
gate JLT devices at the onset of accumulation should be the same as the effective width (W'eff) of bulk 
neutral channel near the ending of depletion at the flat-band condition. The Vfb and Nd extracted from 
the new method are well consistent to those from previously reported method such as the derivative of 
transconductance and εaserjian’s function [7]. The validity of the new method is also proved by two-
dimensional (2D) numerical simulations. Furthermore, a specific gate voltage (Vg
*
), where the side-
wall accumulation current (Id_side) extracted using the Wtop_eff is found to vanish dramatically, is inter-
estingly similar to the Vfb extracted from the new method. 
 
5.1.2 Device fabrication and experiment 
For this study, N-type Tri-gate JLT devices with high-k/metal gate stack were fabricated at CEA-LETI 
on (100) SOI wafers with 145 nm thick buried oxide (BOX) and a Silicon (Si) body thinned down to 
≈ 9.4 nm. A full-sheet implantation was performed before active patterning with a phosphorus doping 
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targeted at 1×10
19
 cm
-3
 or 2×10
19
 cm
-3
. The gate is composed of HfSiON/ TiN/ Polysilicon, with an 
equivalent oxide thickness of 1.2 nm. Figure 1 displays the schematic architecture of the fabricated 
Tri-gate JLT devices, as well as a transmission electron microscopy (TEM) cross-section clearly 
showing well defined gate stack, with top surface and sidewall component on the thinned Si channel. 
On-mask gate widths WM were 350 nm, 500 nm and 1 ȝm, respectively. For a better accuracy of the 
gate-to-channel capacitance (Cgc) values, long JLT devices (LM = 10 ȝm) were used, in arrays of 50 
channels.  
 
The C-V capacitance-voltage measurements were recorded using an HP4294a with a 50 mV small 
signal at 500 kHz and the Cgc was extracted from C-V measurements by connecting the “high” termi-
nal of HP4βλ4a to gate electrode and “low” terminal to source and drain electrodes. The I-V current-
voltage characteristics were also taken out using HP4155a measurement unit. Moreover, FlexPDE 5.0 
software based on the finite element method was used for 2D Poisson equation numerical simulations. 
 
 
 
Figure 1. (a) Schematic cross-section of the fabricated Tri-gate JLT devices (upper: longitudinal 
direction , lower: transverse direction), (b) transmission electron microscopy (TEM) showing well 
defined gate stack, with top surface and sidewall component on thinned Si (≈ 9.4 nm). The gate is 
composed of HfSiON/ TiN/ Polysilicon layers with an equivalent oxide thickness of 1.2 nm. 
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5.1.3 Experimental results and discussion 
5.1.3.1 Principle of the new method 
As increasing Vg, the operation of JLT devices is evolving from full depletion (no conduction) to par-
tial depletion (bulk neutral channel with gate controlled thickness). At Vg = Vfb condition, the whole 
device Si body is full of a bulk neutral channel and then an accumulation layer appears at high-
k/silicon interface of Tri-gate devices according to further increased gate voltage (Vg > Vfb).  
 
 
 
Figure 2. Illustration explaining the principle of a new method for the extraction of Vfb and Nd in 
Tri-gate JLT devices. At flat-band (Vfb) condition, the W'eff and teff in bulk neutral channel should 
be equal to the Wtop_eff and tsi (≈ 9.4 nm) in accumulation, respectively. 
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Figure 2 illustrates the principle of the new method for the extraction of Vfb and Nd parameters in Tri-
gate JLT devices, using a correlation between the electrical top-effective width (Wtop_eff) at accumula-
tion mode and the effective width (W'eff) of bulk neutral channel at partially depleted mode in JLT de-
vices operation. In general, the effective width (Weff) of JLT devices can be extracted from the linear 
relationship between Cgc and on-mask channel width (WM) at the accumulation mode [7]. Indeed, the 
Cgc can be expressed as: 
)( WWLCWLCC MMoxeffMoxgc   (1) 
where Cox is the oxide capacitance per unit area and ΔW means channel width reduction between ef-
fective and on-mask width. The Weff of Tri-gate JLT devices consist of Wtop_eff and Si body thickness 
(tsi) as illustrated in Fig. 2. Therefore, the Wtop_eff can be easily calculated as: 
sieffefftop tWW  2_  (2) 
The linear relationship between the number of carrier electrons (Q/q) and on-mask channel width 
(WM) should also work in the partially depleted region of JLT devices as shown in Fig. 2. One can 
define the Q/q with the effective width (W'eff) and the effective thickness (teff) of bulk neutral channel, 
as the following equation: 
)]('[)()(')()( gMgeffMdgeffgeffMdg VWWVtLNVWVtLNVq
Q   (3) 
where Q, q, Nd and ΔW' represent the total charge, the electronic charge, the doping concentration per 
unit volume and the channel width reduction between W'eff and WM in bulk neutral region, respective-
ly. The values of W'eff and teff is increasing with Vg owing to shrinking the depletion region and then 
those values can be increased up to W'eff = Wtop_eff and teff = tsi at flat-band condition (Vg = Vfb), as il-
lustrated in Fig. 2. Then, the doping concentration (Nd) of JLT devices can be simply extracted from 
equation 3 as: 
efftopsiMdfbefffbeffMdfb WtLNVWVtLNVq
Q
_)(')()(     (4) 
 
5.1.3.2 Extraction of Vfb and Nd in JLT devices based on Experimental Capacitance-Voltage 
characteristics 
 
The Cgc were measured as a function of Vg with varying WM as shown in Fig. 3 (a). Then, the selected 
Cgc at an accumulation regime (Vg = 1.3V) was plotted again as a function of WM as shown in Fig. 3 
(b). The ΔW (WM − Weff) of Tri-gate JLT devices was extracted through extrapolation to zero channel 
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width led to a value of ≈ 57.6 nm with equation 1. The difference (ΔWtop) between Wtop_eff and WM 
can be also calculated as ≈ 76.4 nm using equation β with Si thickness of λ.4 nm. 
 
 
Figure 4(a) shows the number of electrons in the channel of Tri-gate JLT devices deduced by integra-
tion of the Cgc:  
 gggc dVqVCqQ )(  (5) 
The ΔW' resulting from the extrapolation to zero channel width using equation γ was extracted for 
various gate voltages ranged from -0.2 V to 1.5 V, as shown in the inset of Fig. 4(a). Then, one defines 
the Vfb position of Tri-gate JδT devices at a gate voltage where the value of ΔW' is equal to that of 
ΔWtop. The value of ΔW' was found as ≈ 76.5 nm, which is almost the same as ΔWtop ≈ 76.4 nm. Fi-
nally, the extracted Vfb of JLT devices was around 0.61 V. This value is comparable to that of ≈ 0.56 V 
derived from the second peak of the transconductance derivative (dgm/dVg) in Fig. 5 [7].  
In addition, the Q/q at the extracted Vfb (≈ 0.61 V) was plotted with various WM in Fig. 4(b). The val-
ue of Nd obtained from the slope as shown in Fig. 4(b) was ≈ 6.4×1018 cm-3. This Nd value is quite 
consistent with the previously reported one of ≈ 5×1018 cm-3 extracted from the εaserjian’s function 
(YM) [7] and also closer to the targeted doping level of 1×10
19
 cm
-3
. 
 
 
 
Figure 3. (a) Gate-to-channel capacitance (Cgc) of Tri-gate JLT devices measured as a function of 
Vg with various WM. Long JLT devices (LM = 10 ȝm) in arrays of 50 parallel channels were used 
for a better accuracy. (b) Cgc versus WM at Vg = 1.3 V (an accumulation regime) for extraction of 
ΔW. 
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Figure 4. (a) The number 
of electrons (Q/q) versus 
Vg deduced from integra-
tion of Cgc in Fig. 3. The 
inset shows the extracted 
ΔW' as a function of Vg 
ranging from -0.2 V to 1.5 
V. (b) Q/q versus WM at the 
Vg suspected as a Vfb, 
where ΔW' = ΔWtop, for the 
extraction of Nd. 
Figure 5. (a) Drain current (Id, gray) and transconductance derivative (dgm/dVg, red) as a function 
of Vg. The Vfb obtained from the second peak point on dgm/dVg was ≈ 0.56 V. Devices are biased 
in the linear regime of operation with Vd = 50 mV. (b) dgm/dVg as a function of Vg with two dop-
ing levels. As increasing doping concentration, the Vth is decreased, while the Vfb is slightly in-
creased (W = 10 ȝm, δ = 1 ȝm). 
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The same procedure for the extraction of Vfb and Nd was carried out with more doped Tri-gate JLT 
devices (targeted doping level: 2×10
19
 cm
-3
) as shown in Fig. 6. The extracted Vfb and Nd were ≈ 0.65 
V and ≈ 1.1× 1019 cm-3, respectively. 
 
The slightly increased Vfb (≈ 0.65 V) in the more doped JLT devices compared to that (≈ 0.61 V) of 
JLT devices in Fig. 3-4 (targeted doping level: 1×10
19
 cm
-3
) agrees well with both the experimental 
trend determined from dgm/dVg in Fig. 5(b) and the theoretical tendency related to Vfb = 
kT/q·ln(Nd/ni), where k, T and ni denote Boltzmann constant, temperature and intrinsic carrier density, 
respectively. The Nd ≈ 1.1× 1019 cm-3 (targeted doping level: 2×1019 cm-3) was nearly two times com-
pared to Nd ≈ 6.4×1018 cm-3 (targeted doping level: 1×1019 cm-3) in Fig. 3-4, which is also quite rea-
sonable. 
 
 
 
 
 
 
 
Figure 6. Same plots as in 
Fig. 3-4 for the extraction 
of Vfb and Nd in more 
doped Tri-gate JLT devic-
es (targeted doping level: 
2×10
19
 cm
-3
). 
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5.1.3.3 2D numerical simulation for verifying the new method for extraction of Vfb and Nd in 
JLT devices 
2D numerical simulations of the Poisson equation was carried out using FlexPDE software based on 
the finite element method for confirming the validity of the new extraction method of Vfb and Nd in 
Tri-gate JLT devices. Figure 7 shows the defined JLT device structures and electrical parameters in-
cluding Nd = 1×10
19
 cm
-3
 and Vfb = 0.24 V used for the simulation. In this case, the exact values of 
ΔW and ΔWtop are 50 nm and 70 nm due to tsi = 10 nm, respectively. The 2D contour plot representing 
the charge density in Fig. 7 shows clearly the bulk neutral channel (Vg < Vfb) and surface accumula-
tion channel (Vg > Vfb) in JLT devices with the defined structure. Eventually, the parameter values, 
extracted from the new method studied in the previous section, were ΔW ≈ 48.5 nm, ΔWtop ≈ 68.5 nm, 
Nd ≈ 1.1×1019 cm-3 and Vfb ≈ 0.γ V, respectively as shown in Fig. 8. One can see that the extracted 
values are very close to the exact values of ΔW = 50 nm, ΔWtop = 70 nm, Nd = 1×1019 cm-3 and Vfb = 
0.24 V, which theoretically confirm the validity of the extraction procedure. Furthermore, the slight 
difference between the extracted values and the defined values could be due to the corner effect, 
which affects to the device characteristics in tri-gate structures [8]. 
 
Figure 7. Defined JLT device structures for the numerical simulation and 2D contour plot show-
ing charge density in JLT devices according to operation mode (partial depletion or accumula-
tion). 
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5.1.3.4 Sidewall accumulation current (Id_side) and top side current (Id_top) of JLT devices 
The sidewall accumulation current component of Tri-gate JLT devices was separated from the linear 
relationship between the total drain current (Id) and the obtained Wtop_eff as [9-11]: 
)()()( ____ gsidedefftopgunittopdgd VIWVIVI   (6) 
where Id_top_unit and Id_side represent the top side current per unit width, which contains top surface ac-
cumulation and bulk neutral channel, and the sidewall accumulation current component of JLT devic-
es, respectively. The Id_side for the whole Vg regime was extracted by a linear extrapolation of the total 
drain current, Id(Vg) with the Wtop_eff to zero, as shown in Fig. 9(a). A very interesting feature was re-
vealed on the behavior of the extracted Id_side as plotted in Fig. 9(b). The Id_side (Vg) of Tri-gate JLT 
devices is dramatically decreasing at near flat-band voltage, whereas, for typical inversion-mode (IM) 
transistors, this phenomenon was appearing at the conduction threshold (Vth) [9]. The abrupt decrease 
of Id_side near Vfb in Tri-gate JLT devices can be explained by the fact that the bulk neutral conduction 
instead of the surface conduction dominates the JLT device operation under Vfb. Since, the Id_side ex-
traction method is based on the assumption that the total drain current of Tri-gate JLT devices mainly 
takes place at the interface between the gate oxide and surface of device Si, this explains why Id_side 
vanishes below the flat band voltage. Therefore, it should be mentioned that one can estimate the Vfb 
position of JLT devices from a Vg point where the Id_side is dramatically reduced. 
 
 
Figure 8. Same plots as in Fig. 3-4 for the extraction of Vfb and Nd in the simulated JLT devices. 
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5.1.4 Conclusions 
The flat-band voltage (Vfb) and channel doping concentration (Nd) of Tri-gate Junctionless Transistors 
(JLT) were extracted from a new method, which is based on the fact that at Vfb condition, the top-
effective width (Wtop_eff) in accumulation mode should be equal to the effective width (W'eff) of bulk 
neutral channel in partially depleted region. The extracted Vfb ≈ 0.61 V and Nd ≈ 6.4×1018 cm-3 were 
well consistent to those previously obtained from the derivative of transconductance (dgm/dVg) and 
εaserjian’s function (YM). The 2D Poisson equation numerical simulation results also proved the va-
lidity of the new method. Moreover, the sidewall accumulation current component (Id_side) of Tri-gate 
JLT devices, separated from the linear relationship between the total drain current (Id) and the ob-
tained Wtop_eff, was dramatically decreased near the extracted Vfb position. Interestingly, this feature 
enables to estimate the flat band voltage position Vfb in JLT devices from the gate voltage point where 
the Id_side is dramatically reduced. 
 
 
Figure 9. (a) Total drain 
current (Id) versus Wtop_eff 
for the extraction of the 
sidewall accumulation cur-
rent component (Id_side) of 
Tri-gate JLT devices (tar-
geted doping level: 1×10
19
 
cm
-3
). (b) The extracted 
top side drain current 
(Id_top, red) and Id_side 
(blue). The Id_side was dra-
matically decreased at near 
Vfb. Devices are biased in 
the linear regime of opera-
tion with Vd = 50 mV. 
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5.2 New method for the extraction of bulk channel mobility and flat-band 
voltage in junctionless transistors 
 
5.2.1 Introduction 
Junctionless transistors (JLTs), recently considered as a possible candidate for the realization of sub 22 
nm CMOS owing to their promising advantages, are based on bulk conduction operation [1, 2]. Alt-
hough the heavily doped channel in JLT devices can allow enough drive current originating from the 
bulk conduction even near flat-band voltage (Vfb), further increased gate voltage (Vg > Vfb) creates 
accumulation channel at the interface between gate oxide and silicon (Si) channel [1, 2, 12]. Therefore, 
bulk conduction mobility (ȝbulk) and Vfb of JLT devices are key parameters revealing their unique elec-
trical features different from typical inversion-mode (IM) transistors. This is the reason why the exact 
determination of ȝbulk and Vfb in JLT devices is a very important issue for a better understanding of 
their physical operation. 
This chapter presents a new and simple method for the extraction of ȝbulk and Vfb in JLT devices. The 
principle of the new method is based on the reciprocal transconductance squared, 1/gm(Vg)
2
, charac-
teristics. The validity of the new method is proved by two-dimensional (2D) numerical simulation 
results and newly defined εaserjian’s-like function with respect to gm for JLT devices. 
5.2.2 Device fabrication and experiment 
For this study, N-type JLT devices with high-k/metal gate stack were fabricated at CEA-LETI on SOI 
wafers with 145 nm buried oxide (BOX) and a Si body of ≈ λ.4 nm. The effective doping concentra-
tion (Nd) on active channel regions of JδT devices was ≈ 0.8 × 1019 cm-3 [7]. An additional 
source/drain (S/D) implantation was performed for improving electrical performance by reducing ac-
cess resistance. The current-voltage characteristics were recorded using HP4155a measurement unit. 
Moreover, FlexPDE 5.0 software was used for 2D Poisson equation numerical simulations. 
5.2.3 Experimental results and discussion 
5.2.3.1 Principle of the new method 
For partially depleted regime (Vth < Vg < Vfb), the electron charge (Qn) of JLT devices can be derived 
from the depletion approximation as follows [6]: 







   1)(21)( 2dsi oxfbgox dsisidgn Nq CVVC NqtNqVQ   (1) 
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where q, tsi, İsi and Cox represent the electronic charge, Si body thickness, Si permittivity and oxide 
capacitance per unit area, respectively. Therefore, drain current (Id) of JLT devices in ohmic regime 
can be given as: 
dgnbulkgd VVQL
WVI  )()(   (2) 
where W and L are effective channel width and length and Vd means drain voltage. Since, in the par-
tial depletion region (Vth < Vg < Vfb), the channel resistance is relatively higher than the series re-
sistance (Rsd), we hereafter neglect its influence in that regime. However, the longer JLT device can 
give better accuracy with equation 2, since it has much higher channel resistance and is not affected 
by the S/D implantation induced defects [13]. The transconductance (gm) of JLT devices is also ob-
tained by differentiation from Id (equation 2) as:  
d
dsi
oxfbg
ox
bulk
g
d
gm V
Nq
CVV
C
L
W
dV
dIVg 
 


 2)(21)(  (3) 
Finally, a linear function for gate voltage can be readily achieved through the inverse of transconduct-
ance squared (1/gm
2
) as: 
)(21)(
1
222 fbg
dsidbulkoxdbulk
gm
VV
NqV
L
WCV
L
WVg
 
 
   (4) 
It is clear from equation 4 that ȝbulk and Vfb can be easily extracted from the slope and intercept of the 
linear function (1/gm
2
 vs Vg), respectively, since all other parameters such as W, L, Cox and Nd are al-
ready known from the transfer length method (Tδε) and εaserjian’s function applied to capacitance 
data [7]. 
 
5.2.3.2 Experimental results for verifying the new method 
The drain current, the corresponding transconductance and transconductance derivative (dgm/dVg) of 
JLT devices were plotted as a function of Vg as shown in Fig. 10. The two peaks in dgm/dVg plot are 
clearly different from IM transistors. The second peak (right-hand side) gives Vfb position of JLT de-
vice, while the first peak (left-hand side) means conduction threshold voltage (Vth) [7, 13]. Fig. 11 
shows the corresponding 1/gm(Vg)
2
 characteristics. A linear slope with gate voltage is distinctly ob-
served around partial depletion regime (Vth < Vg < Vfb) investigated from Fig. 10. Interestingly, this 
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linear dependence was expected from equation 4. The ȝbulk of bulk channel in JLT device extracted 
from the slope in the 1/gm
2
 vs Vg plot was ≈ 1βγ cm2/Vs, which is fully consistent with bulk Si elec-
tron mobility value reported by C. Jacoboni et al. for the same doping level [14]. In addition, the Vfb 
of ≈ 0.6 V was extracted from a proper calculation with the intercept of the linear function. This value 
is also very close to that of ≈ 0.6γ V from the second peak of dgm/dVg in Fig. 10. 
 
 
 
Figure 10. Drain current Id (inset) of JLT device measured as a function of Vg, together with the 
corresponding transconductance gm and derivative of transconductance dgm/dVg (Vd = 50 mV, W = 
δ = 10 ȝm). 
 
Figure 11. The inverse of transconductance squared 1/gm(Vg)
2
 versus gate voltage for the extrac-
tion of ȝbulk and Vfb in JδT device (W = δ = 10 ȝm). 
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5.2.3.3 2D numerical simulation for verifying the new method 
The same procedure for the extraction of ȝbulk and Vfb was carried out with numerical simulation as 
shown in Fig. 12. In this simulation, the defined exact values of ȝbulk and Vfb are 150 cm2/Vs and 0 V, 
respectively. A better linear behavior was obtained as shown in Fig. 12, compared to the experimental 
results in Fig. 11, since the ȝbulk in the measured results could be affected by the transverse electric 
field from gate bias, Coulomb scattering from charged defects in high-k dielectrics. Eventually, the 
parameter values extracted from the new method were ȝbulk ≈ 14λ cm2/Vs and Vfb ≈ 0 V, which are 
very close to the exact values. This confirms the validity of the new method. 
 
5.2.3.4 Comparison with newly defined Maserjian’s-like function for gm of JLT devices 
The transconductance of equation 3 can be also simply expressed as: 
dgcbulkm VC
L
W
g     (5) 
where Cgc denotes gate to channel capacitance. Therefore, εaserjian’s-like function for gm in the JLT 
device can be newly defined as [15]:  
g
m
m
gmM
dV
dg
g
Y 
3_
1
  (6) 
 
Figure 12. Same plot in Fig. β for the extraction of ȝbulk and Vfb in the simulated JLT device. Inset 
denotes derivative of transconductance dgm/dVg versus Vg. 
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Finally, ȝbulk in JLT devices can be calculated by an appropriate combination of the newly defined 
YM_gm, the conventional 1/Cgc
2
 vs Vg equation [16] and equation 5 as: 
dsi
dbulk
gmM
Nq
V
L
W
Y 
11
2_

  (7) 
It should be noted that, as for capacitance data, the transconductance εaserjian’s-like function YM_gm 
is also independent of Cox. The ȝbulk estimated from the partial depletion plateau-like region (Vth < Vg 
< Vfb) in the plot as shown in Fig. 13 was ≈ 1β5 cm2/Vs, which is also well consistent to the value (≈ 
123 cm
2
/Vs) extracted from the new method in Fig. 11. 
 
5.2.4 Conclusions 
The bulk channel mobility (ȝbulk) and flat-band voltage (Vfb) in junctionless transistors (JLTs) were 
successfully extracted from a new and simple method. The new method is based on a linear depend-
ence of reciprocal transconductance squared, 1/gm(Vg)
2
, characteristics for gate voltage in partial de-
pletion regime (Vth < Vg < Vfb). The 2D numerical simulation results proved the validity of the new 
method. εoreover, the ȝbulk extracted using the newly defined εaserjian’s-like function (YM_gm) for gm 
of JLT devices also confirms its validity.
 
Figure 13. Bulk channel mobility ȝbulk extracted from newly defined εaserjian’s-like function for 
gm of JLT devices versus gate voltage. 
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Chapter 6 
 
Conclusions 
Junctionless transistors (JLTs) are currently in the spotlight as a possible candidate for the realization 
of sub 22 nm CMOS, owing to their promising advantages such as very simple structures without PN-
junction, their operation principle based on bulk conduction. For electrical characterization with this 
JLTs, conventional parameter extraction methods and semiconductor device measurement technique 
were explained to provide theoretical and experimental backgrounds in chapter 1.  
 
JLTs fabricated at CEA-LETI on (100) SOI wafers with 145 nm thick BOX and ≈ 9 nm thick silicon 
have been extensively characterized with both nanowire-like geometries (WM = 80 nm) as well as 
planar structures (WM = 10 ȝm) in chapter 2. Interestingly, experimental results firstly brought evi-
dence of the unique properties of JLT devices, such as the observation of two slopes in the Y-function 
and of two peaks in the dgm/dVgf and dCgc/dVgf plots, each of them being associated to the neutral and 
accumulation channel, respectively. We also extracted a broad range of electrical parameters such as 
conduction threshold (Vth), flat-band voltage (Vfb), drain induced barrier lowering (DIBL), low field 
mobility (ȝ0) and doping concentrations (Nd). Their variation with gate length, doping level and back-
gating was discussed, and a comparison with inversion mode transistors carried out. 
   Moreover, in chapter 2, the width dependent electrical behavior of tri-gate JLTs was investigated, 
experimentally. As decreasing the top-effective width (Wtop_eff), the first shoulder on the normalized 
gate-to-channel capacitance characteristics Cgc(Vg) was shrunk and the first peak on the normalized 
dCgc/dVg(Vg) related to threshold voltage (Vth) was lowered in amplitude and its position was up-
shifted, while the flat-band voltage (Vfb) location doesn’t change. This is because the amount of bulk 
neutral channel in tri-gate JLT devices with a narrow structure is getting smaller as compared to the 
contributions of surface accumulation channels and the sidewall gate effect also strengthens. In addi-
tion, the trend of the effective mobility (μeff) in very narrow JLT devices (Wtop_eff = 25 nm) was found 
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noticeably different from those in wide JLT devices, due to the strong sidewall gate effect. Finally, the 
sidewall gate effect was also proved through 2D Poisson equation numerical simulations, which were 
quite consistent to the experimental results. 
 
In chapter 3, the electrical performances of the JLT devices were investigated under low temperature, 
in the range of 80 K to 350 K, and compared to those of inversion-mode (IM) transistors featuring the 
same structure, and fabricated by the same process except for channel doping level. From its overall 
temperature dependence, it was found that the low-field mobility (μ0) of JLT devices was limited by 
phonon and neutral defect scattering for long gate lengths, whereas Coulomb and neutral defect scat-
tering mainly dominated for short lengths, due to defects induced by the additional S/D implantation 
process, close to source/drain (S/D) regions. There was no significant difference between the tempera-
ture dependent variations of flat-band (Vfb) and threshold (Vth) voltages extracted by the transcon-
ductance derivative (dgm/dVg) in JLT devices. Moreover, the subthreshold swing (S) of JLT devices 
was only slightly higher than that of IM transistors, due to their reduced gate electrostatic control. 
However, the robustness of the subthreshold swing against short channel effects for the shortest gate 
lengths is a strong advantage of JLT devices. Therefore, it should be noted that JLT devices are more 
robust to short channel effect in terms of S fluctuations than IM transistors for future technology 
nodes. 
 
The low-frequency (LF) noise of the JLT devices was investigated and compared to that of inversion-
mode (IM) transistors with same structure in chapter 4. Interestingly, the LF noise behavior of the JLT 
devices was represented by a carrier number fluctuation model, even though the evidence of bulk 
conduction in the JLT devices was clearly proved by the flat-band voltage (Vfb) extracted from the 
derivative of the transconductance (dgm/dVg). These results are interpreted by the possible trapping-
detrapping into slow traps in the gate oxide of mobile electrons that diffused from the bulk neutral 
channel or source/drain regions into the depletion region or that directly tunnel from the neutral re-
gions to the traps. The extracted trap density of JLT devices was quite similar to that of IM transistors. 
This feature also supports our finding that the LF noise behavior of JLT devices is originated from 
carrier number fluctuations. 
 
Chapter 5 introduces new method for the extraction of electrical parameters in JLTs. The flat-band 
voltage (Vfb) and channel doping concentration (Nd) of Tri-gate JLTs were extracted from a new 
method, which is based on the fact that at Vfb condition, the top-effective width (Wtop_eff) in accumula-
tion mode should be equal to the effective width (W'eff) of bulk neutral channel in partially depleted 
region. The extracted Vfb ≈ 0.61 V and Nd ≈ 6.4×1018 cm-3 were well consistent to those previously 
obtained from the derivative of transconductance (dgm/dVg) and εaserjian’s function (YM). The 2D 
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Poisson equation numerical simulation results also proved the validity of the new method. Moreover, 
the sidewall accumulation current component (Id_side) of Tri-gate JLT devices, separated from the line-
ar relationship between the total drain current (Id) and the obtained Wtop_eff, was dramatically de-
creased near the extracted Vfb position. Interestingly, this feature enables to estimate the flat band 
voltage position Vfb in JLT devices from the gate voltage point where the Id_side is dramatically reduced. 
   In addition, the bulk channel mobility (ȝbulk) and flat-band voltage (Vfb) in JLTs were successfully 
extracted from other new and simple method. The new method is based on a linear dependence of re-
ciprocal transconductance squared, 1/gm(Vg)
2
, characteristics for gate voltage in partial depletion re-
gime (Vth < Vg < Vfb). The 2D numerical simulation results proved the validity of the new method. 
εoreover, the ȝbulk extracted using the newly defined εaserjian’s-like function (YM_gm) for gm of JLT 
devices also confirms its validity. 
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Appendices 
 
 
A. Nano device fabrication 
B. Simple method for the fabrication of nanogap IDE arrays 
C. AFM imaging of M13 bacteriophage on the functionalized substrate 
D. Portable handmade electrometer 
E. Labview programing for data acquisition 
F. FlexPDE software 
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Appendix A. Nano device fabrication by using E-beam lithography with the 
homemade CAD program 
The electrodes on bottom-up based materials, such as semiconducting nanowires (NWs), carbon 
nano-tube (CNTs) and graphene, can be selectively defined by using the electron beam (e-beam) li-
thography technique with the homemade CAD program. The procedure of the selective patterning 
technique is as followings [1-3]: 
 
 
1. Deposition of nano-materials on the substrate. 2. Optical microscope (OM) image capture of the 
deposited nano-materials with align-markers. 3. CAD design of the electrode pattern by the home-
made program. 4. E-beam lithography and metallization for defining electrodes. 
The method can allow the selective electrode patterning with any location of nano-material samples. 
Moreover, the usage of atomic force microscope (AFM) and scanning electron microscope (SEM) 
images instead of OM images gives very precise selective patterns. 
 
Figure 1. CAD design on the captured OM image (a graphene sample) by using homemade pro-
gram. 
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Figure 2. Fabricated nano devices by using E-beam lithography. (a) GaN NWs devices (b) Gra-
phene transistors with top gate. 
 
Figure 3. (a) Graphene device for radio frequency application, the E-beam lithography was used 
for a selective pattering on randomly deposited graphene. (b) Nano scale oxide RAM (TiO2/VO2 
stacks) fabricated by E-beam lithography. 
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Appendix B. Simple method for the fabrication of nanogap IDE arrays 
B.1 Tilted angle evaporation method for nanogap interdigitated electrode (IDE) arrays 
Aluminum IDE array with a nano-scale gap was fabricated on 300-nm-thick silicon dioxide (SiO2) 
thermally grown on heavily P-doped silicon (Si) substrate using two key processes. The first process 
involved e-beam evaporation at a given tilted angle based on anisotropy deposition due to the large 
mean free paths of gas molecules with good directionality. The second process was dry etching on the 
SiO2 substrate. The electrode was separated vertically by the e-beam evaporation due to the tilted an-
gle, which caused a shadow over the initially formed metal on a micro-scale level. 
 
Conventional photolithography was used to define IDE patterns with a micro-scale width and a 
spacing of 3 ȝm. Inductively coupled plasma (ICP) metal etching was carried out to realize an 
aluminum IDE pattern with 300-nm thickness using a pre-patterned photoresist as a hard mask. 
Subsequently, a 100-nm-thick SiO2 substrate was etched using a P-5000 instrument. Finally, 
 
 
 
 
 
 
 
Figure 4. (a) The pre-
patterned IDE arrays with 3 
ȝm width and spacing. (b) 
The realized nanogap IDE 
arrays with 400 nm spacing 
between electrodes. 
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nanogap IDE arrays were fabricated by depositing an aluminum film with a thickness of 100 nm 
using e-beam evaporation with a tilted angle θ after opening the specific area on the micro-scaled 
IDE arrays by conventional lithography. 
 
 
 
B.2 Impedance characterization of nano-gap IDE arrays 
The impedance characteristics of the nanogap IDE arrays in 10–3 M and 10–2 M KCl solution we
re recorded using an HP4192a impedance analyzer in the range of 103 to 107 Hz at 10-mV 
 
Figure 5. Impedance spectra (upper) and phase shifts (lower) of nano-gap IDE arrays. 
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oscillator level. Typically, the impedance spectrum of interdigitated electrodes in electrolyte solution 
can be explained by three different regimes, which are the double-layer region, solution-resistance 
region and dielectric region, depending on the dominant circuit elements in the specific frequency 
range [4]. ZCPE in the double-layer region dominates the impedance signal in the low-frequency range. 
The solution-resistance region can be observed in the intermediate frequency range; a peak point on 
phase signals corresponding to the plateau of the impedance magnitude can be identified in this region. 
If a solution has a higher resistance, the peak point on the phase appears in a relatively low-frequency 
region compared to that of a highly conductive solution. At high frequencies, this peak point on the 
phase vanishes again because the dielectric behavior of solution dominates the overall impedance sig-
nal. 
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Appendix C. AFM imaging of M13 bacteriophage on the functionalized 
substrate 
The AFM images were obtained in air using Mobile S (Nanosurf AG, Switzerland) equipped with a 
110 µm scanner in a non-contact mode. For the non-contact mode imaging, a commercial Si cantile-
ver called the NCLR was used with a force constant of 48 N/m and a resonance frequency of 190 kHz 
provided by Nanoworld AG, Switzerland.  
 
In the case of the F-D spectroscopy, the fd phages on the substrates were characterized by scanning in 
a contact mode using the Si cantilever (CONTR) with a force constant of 0.13 N/m. At a specific line 
on the pre-scanned image, the F-D spectroscopy was investigated both on the SiO2/Si substrates and 
on a selected specific region including a fd phage bundle at the same time. In the contact mode, the set 
point value of the applied force was maintained at 4 ~ 5 nN for good imaging without any damage to 
 
Figure 6.  (a) AFM image of the bundle of fd phage in contact mode. (b) Force-distance (F-D) 
spectroscopy along a defined line in the X-Y plane. (c) The plotted F-D curve along the selected P 
and S regions. 
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the fd phage. The reliability and reproducibility of the force-distance spectra were first checked on the 
bare SiO2/Si substrate with no fd phage and then confirmed by repeated measurements on the same 
area of the substrate with fd phage, where the spectral changes were not observed. The AFM data, 
including the sample images and the F-D curves, were analyzed with a Nanosurf Mobile S version v2-
1-1-4 program. 
 
An effective spring constant of the bundle of fd phage was evaluated by the following equation re-
ported by Arnoldi: 
,
1 s
sk
k cp   
which considers two linear springs in series, the AFM cantilever and the other materials such as cells 
and bacteriophage. kc denotes the spring constant of the AFM tip, kp represents the effective spring 
constant of the fd phage bundle and s is the slope of the linear regime of the F-D curve. The effective 
spring constant of the fd phage bundle was calculated to be 0.672 N/m, using the equation reported by 
Arnoldi with a cantilever spring constant of kc = 0.13 N/m [5]. This value from the fd phage bundle is 
 
Figure 7. Uniform results indicating the reliability and the reproducibility of the F-D spectrosco-
py. 
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bigger than that (0.04 ~ 0.05 N/m) of the bacteria cell. 
 
 
 
 
 
 
 
Figure 8. (a) Non-contact AFM image of the modified fd phage (p8DD type phage, displayed 
with double aspartic acid groups) and (c) the enlarged image in the same mode clearly showing 
the structure of the individual fd phage corresponding to (b) the expected schematics. The black 
scale bar represents 1 µm. (d) The height profile along the line in (c) showing the Z height values 
of 4 ~ 5 nm (in pVIII) and 6 nm (in pIII). 
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Appendix D. Portable handmade electrometer with DAQ, Pre-amplifier 
and Labview program 
Portable handmade electrometer instrument controlled by personal computer (PC) was fabricated by 
using data acquisition board (DAQ), handmade Pre-amplifier (current to voltage) and Labview pro-
graming.  
 
 
OP-Amp (model: AD515A) with ultra-low offset current was used for the handmade pre-amplifier. 
DAQ (model: NI USB-6211) can provide voltage bias to a sample (DUT: device under test) through 
the analog output port. The current signal through a sample can be converted as voltage signal by the 
pre-amplifier. Finally, DAQ can read the converted voltage signal for further analysis. Proper Lab-
view programing allows for PC to easily control the DAQ regarding the measurements for electrical 
characterization of samples. 
 
 
Figure 9. A schematic diagram of handmade electrometer with DAQ and Pre-amplifer (current to 
voltage). 
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Figure 10. Electrometer systems with NI-DAQ and handmade Pre-amplifier. 
 
Figure 11. Labview programing and its test results for easy controlling of NI-DAQ. 
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Appendix E. Labview programing for data acquisition from instruments 
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Appendix F. FlexPDE software 
FlexPDE is a numerical solver based on scripted finite element models (http://www.pdesolutions.com). 
The most frequently used script sections are as followings: 
     1. TITLE – Label for the works. 
     2. VARIABLES – Defined the dependent variables. 
     3. DEFINITIONS – useful parameters, relationships or functions could be defined. 
     4. EQUATIONS – To be solved a partial differential equation with the defined variables. 
     5. INITIALVALUES – starting values for nonlinear or time-dependent problems. 
     6. BOUNDARIES – the desired geometry for the solving by numerical method. 
     7. PLOTS – the graphical outputs (CONTOUR, SURFACE, ELEVATION or VECTOR plots). 
For instance, a simple example on a square geometry might also look like as below: 
********************************************************************************** 
TITLE 'A simple example' 
VARIABLES 
 u 
DEFINITIONS 
 k=3 
EQUATIONS 
 div(k*grad(u))=0 
BOUNDARIES 
 region 1 
 start(0,0) line to (1,0) to (1,1) to (0,1) to finish 
PLOTS 
 contour(u) 
 vector(k*grad(u)) 
END 
********************************************************************************** 
In a FlexPDE script, proper designation of boundary condition is very important to the solving of 
problems and the primary types of the boundary conditions are VALUE and NATURAL.  
The VALUE boundary condition denotes the value at the boundary of the domain. On the other hands, 
the NATURAL boundary condition specifies a flux at the boundary of the domain. 
In the presented above example, we may add the VALUE with fixed values and the NATURAL with 
zero-flux conditions as follows: 
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********************************************************************************** 
     BOUNDARIES 
 region 1 
 start(0,0) 
 value(u) = 0  line to (1,0)   
 natural(u)=0  line to (1,1)   
 value(u)=1  line to (0,1)   
 natural(u)=0 line to finish   
********************************************************************************** 
 
In this thesis, FlexPDE was used for confirming of the sidewall gate effect (chapter 2) and the verifi-
cation of the suggested new methods (chapter 5) in JLT devices with below key theoretical equations: 
··· 
DEFINITIONS 
Vfb=-kT*ln(ni^2/Ng/Nd) { Flat band voltage } 
E=-grad(V)   { Electric field } 
n=R*n0*exp(V1/kT)  { Electron concentration in a field } 
Qn=q*INTEGRAL(n,2)  { Electron charge density, INTEGRAL(integrand, region) } 
Cox=epsox/tox*(2*tsi+W) { 2D-GateOxide capacitance } 
Gd0=integral(mun*q*Nd,2)/L { Conductance, surface integral means t*W }  
··· 
EQUATIONS 
V: div(eps*grad(V))=s  { s means whole charges } 
··· 
BOUNDARIES 
region 2   { Silicon } 
eps=epssi 
s=q*(R*n0*exp(V/kT)-R*p0*exp(-V/kT)-Nd) { Whole charges (n, p, space charges) in Si } 
n=R*n0*exp(V/kT) 
p=R*p0*exp(-V/kT) 
s1=q*(R*n0*exp(V1/kT)-R*p0*exp(-V1/kT)-Nd) 
n1=R*n0*exp(V1/kT) 
mu=mun/(1+Emag/Ec*0) 
mu1=mun/(1+Emag1/Ec*0)  
··· 
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국문초록 
본 논문에۰는 현재 차세대 소࢕Ի 주ּ 받고 있는 Junctionless ઝ랜지스ਫ਼의 전기ࢶ인 
ઞ성을 다양한 온Ѧ إ위에۰ (80 K ~ 350 K) 변୘하는 소࢕의 동࢖ 메커니즘을 중심으
Ի 깊이 있게 연˱하ࠑ다. 또한, Junctionless ઝ랜지스ਫ਼의 ࢵ주파 잡음 ઞ성이 기존의 
Inversion-mode ઝ랜지스ਫ਼와Ѧ 비교/분۱ 되었고, Junctionless ઝ랜지스ਫ਼에 ࢶ용할 수 
있는 새Ի운 개념의 전기ࢶ 변수 ঴출 방ئ들이 제안 되었으며, 제안된 방ئ들은 이차원 
수치 ֻ사 방ئ을 통해 그 신뢰성이 ୙인 되었다. 
Junctionless ઝ랜지스ਫ਼의 동࢖은 기존의 ઝ랜지스ਫ਼와는 달리 완전 공핍 ֻ드, 부분 공
핍 ֻ드 그리고 표면 ঵ࢶ ֻ드 이렇게 세 가지Ի 요약될 수 있다. 문੟전압, 평탄밴드 
전압, DIBL, ࢵ전계 전하 이동Ѧ 등의 ঴출된 소࢕ 변수들은 Junctionless ઝ랜지스ਫ਼의 
ѧઞ한 전기ࢶ ઞ성을 잘 보여주었다. 또한, Junctionless 소࢕의 폭이 ࢖아 질수Լ 변୘
하는 전기ࢶ ઞ성이 문੟ 전압과 평탄밴드 전압을 중심으Ի 심Ѧ 있게 분۱되었다. 
길이가 긴 채널 ˱조에۰는, ࢵ전계 전하 이동Ѧ가 phonon과 neutral defects에 주Ի ࠒ
향을 받는 반면에, 짧은 채널 ˱조에۰는 Coulomb과 neutral defects이 주요하게 ࠒ향을 
미쳤다. 이는 접ঠࢵ항을 줄여 소࢕의 성능을 향상시키기 위한 S/D implantation 공정에 
의해 생성된 결함의 ࠒ향이라고 예상된다. 그리고 Junctionless 소࢕의 문੟전압, 평탄밴
드전압, subthreshold swing (S) 값의 온Ѧ 의존성이 논의 되었다. 
Junctionless ઝ랜지스ਫ਼의 동࢖ 메커니즘이 기존의 ઝ랜지스ਫ਼와 ୙연히 다름에Ѧ 불˱
하고, 그것의 ࢵ주파 잡음 ઞ성이 carrier number fluctuation ֻ델Ի 잘 설명되었고, ঴출
된 trap 농ѦѦ Inversion-mode 소࢕에۰의 농Ѧ와 매우 비슷하ࠑ다. 공핍층에 남아 있
는 소수의 ࢕유 전하들이 절연 막에 위치해 있는 slow trap과 상호 ࢖용을 일으키고, 결
과ࢶ으Ի 이러한 상호 ࢖용이 채널의 요동을 일으킬 수 있다. 
제안된 새Ի운 소࢕ 변수 ঴출방ئ은, Junctionless ઝ랜지스ਫ਼의 평탄밴드전압, Ѧ핑농Ѧ, 
전하 이동Ѧ를 정୙하고, 간단하게 ঴출하ࠑ다. ঴출된 소࢕ 변수 값들은 동일한 소࢕ 조
건에۰ 기존의 방ئ으Ի ঴출된 값들과 매우 유사했고, 제안된 방ئ은 이차원 수치ֻ사
방ئ으ԻѦ 그 신뢰성이 ୙인 되었다.  
주요어: Junctionless ઝ랜지스ਫ਼, 소࢕변수 ঴출방ئ, 수치ֻ사방ئ, ࢵ온ઞ성, ࢵ주파잡음. 
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Résumé en français 
 
Introduction : 
L'invention du premier transistor à Bell lab's, dans le groupe de W. Shockley, en 1947 a été suivie 
d'une ère de développement des circuits intégrés (IC). Depuis plusieurs dizaines d'années, la 
dimension critique des transistors métal/oxyde/semi-conducteurs (les transistors MOS), la longueur 
physique de la grille, a diminué à un rythme régulier. Cette évolution, motivée par des raisons 
économiques, a été anticipée par G. Moore, et est de ce fait connue sous le nom de "loi de Moore". La 
dimension de grille a d'ores et déjà été réduite de plus de 2 ordres de grandeur et, dans son édition 
2012, l'association ITRS prédit qu'elle décroîtra encore, de 22nm en 2011 à environ 6nm en 2026 [1]. 
Toutefois, cette réduction des dimensions fait apparaître un certain nombre d'effets secondaires qui 
altèrent le fonctionnement idéal des transistors MOS [2].  
 
 
De nombreuses améliorations ont dû être apportées pour surmonter ces effets, dits de canal court, et 
améliorer les performances, notamment en ce qui concerne le profil de dopage de canal, l'empilement 
de grille, la fabrication des contacts de source et de drain (S/D), l'ingénierie des contraintes 
mécaniques ou l'utilisation de matériaux de canal alternatifs au silicium [1-3]. En parallèle, l'approche 
 
Figure 1. Illustration de l'évolution annuelle des dimensions pour les technologies logiques haute 
performance [1]. 
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dite bottom-up, qui s'appuie sur des processus d'auto-organisation, de façon analogue à la biologie, 
offre d'autres possibilités qui peuvent potentiellement apporter des solutions pour l'ère pos-silicium, 
afin de résoudre certains des défis technologiques et fondamentaux que l'industrie actuelle (dite top-
down) commence à rencontrer [4]. Parmi les matériaux qui se prêtent à l'approche bottom-up, 
mentionnons par exemple les nanofils semi-conducteurs (NWs), les nanotubes de carbones (CNTs,) et 
les nanorubans de graphène. 
 
 
La figure 2 montre l'évolution des technologies CMOS telle qu'elle est appréhendée actuellement. 
Dans cette perspective, le transistor sans jonction (JLT) [5], parfois appelé également résistance 
commandée pour une utilisation à faible tension ou transistor sans jonctions à accumulation, fait 
l'objet de nombreuses études. Il présente plusieurs avantages, liés notamment à sa simplicité de 
réalisation technologique. Il peut en effet fonctionner avec un dopage uniforme sans jonctions PN au 
niveau des contacts S/D [5-7]. Certains des défis liés à la miniaturisation du transistor MOS, comme 
la nécessité de réaliser des jonctions ultra-minces, de faible résistance de contact, avec des gradients 
de concentrations extrêmement abrupts, sont ainsi éliminés.  
Dans un transistor MOS classique l'état OFF est obtenu lorsque la barrière à la jonction source/canal 
 
Figure 2. Vue d'ensemble de l'évolution des technologies CMOS développées pour poursuivre la 
loi de Moore [3]. 
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bloque l'injection des porteurs tandis que l'état ON est obtenu lorsque la polarisation de grille permet 
d'abaisser suffisamment cette barrière pour permettre la formation d'un canal d'inversion. Dans les 
JLTs, l'état OFF est obtenu lorsque le canal est entièrement déserté par la grille. Un fonctionnement 
normally-OFF peut être obtenu en réglant le travail d'extraction du métal de grille vis à vis du canal. 
Cet ajustement n'est devenu possible que récemment, avec la fabrication de films SOI de très faible 
épaisseur qui peuvent être effectivement désertés, même lorsqu'ils sont très dopés, pour des valeurs 
réalistes de travail d'extraction. Lorsqu'on polarise la grille (tension Vg), le canal passe de 
complètement déserté (pas de conduction) à :(1) un régime partiellement déserté en surface et neutre 
en volume, où c'est l'épaisseur du canal qui est contrôlée par la grille, puis à (2) un régime 
d'accumulation où un canal d'accumulation, contrôlé par la grille, se forme en surface, le reste du film 
restant neutre. La limite entre ces deux régimes est définie par la tension de bandes plates Vfb, pour 
laquelle le champ électrique perpendiculaire au canal est nul, avec un canal neutre qui occupe toute 
l'épaisseur du film. Du fait de son principe de fonctionnement, le JLT a été présenté comme moins 
exigeant en termes d'épaisseur du diélectrique de grille, de variabilité de la longueur effective de grille 
ou de dégradation de la mobilité par le champ transverse. De plus, s'appuyant sur une conduction en 
volume, il est censé présenter un bruit à basse fréquence (LFN) moins élevé [8]. 
 
  
Toutefois, les JLT présentent quelques défauts: dégradation de mobilité par la forte concentration de 
dopants dans le canal, réduction du contrôle par la présence d'une zone partiellement désertée sous la 
grille, fluctuations de tension de seuil associées aux fluctuations de l'épaisseur du film de silicium ou 
de la distribution des atomes dopants dans le canal [8,9]. Néanmoins, leur simplicité de fabrication 
peut en faire un candidat crédible pour les technologies sub-22nm. 
 
Cette thèse a pour objectif d'étudier en détail les performances des transistors JLTs, en tant que 
 
Figure 3. Schéma montrant les différents modes de fonctionnement du JLT, selon la tension 
appliquée sur la grille (ici, à faible tension de drain). 
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candidat pour la poursuite de la loi de Moore, par le biais de diverses méthodes de caractérisation 
électrique. Nous avons de plus fait évoluer les méthodes d'extraction de paramètres pour les adapter 
au mode de fonctionnement particulier du composant. Ces nouvelles méthodologies ont été validées 
par simulation numérique. 
Les travaux présentés dans cette thèse ont été obtenus en grande majorité à l'IMEP-LAHC, avec le 
support du 7ème PCRD de la commission européenne, dans le cadre du projet SQWIRE 
(FP7/ICT/CSA n° 257111). Le CEA/LETI nous a fourni les transistors JLT dans le cadre de ce projet. 
Ceux-ci avaient été fabriqués sur de substrats SOI (100) avec un oxyde enterré (BOX) de 145nm et un 
film de silicium (Si-body) aminci jusqu'à une épaisseur de ≈ 9.4 nm. Il s'agissait de transistors de type 
N. L'implantation de canal a été effectuée avec du phosphore, avant la formation de la grille, avec une 
valeur cible de 1×1019 cm-3 ou de 2×1019 cm-3, selon les échantillons, pour le dopage de canal. 
Après l'étape de lithographie optique (à 193nm), la largeur de canal a été réduite par gravure ionique 
réactive (RIE). La grille high- était constituée d'un empilement HfSiON/ TiN/ Si polycristallin. 
L'épaisseur équivalente d'oxyde (EOT) était de 1.2 nm. Dans cette technologie, une implantation 
supplémentaire, de même type que l'implantation de canal, est réalisée pour réduire les résistances 
d'accès des zones de source et de drain et améliorer ainsi les performances électriques. 
 
Caractérisation électrique des transistors sans jonctions. 
Extraction de paramètres à partir des caractéristiques statiques 
Une des techniques d'extraction de paramètres utilisée pour les transistors MOS est la méthode Y qui 
permet en particulier d'extraire de façon cohérente les valeurs de la mobilité et de la tension de seuil 
sans perturbation par la présence éventuelle de résistances parasites d'accès. Cette méthode s'appuie 
sur le fait que, dans les transistors à inversion (IM), la fonction md gIY   est une fonction 
linéaire de la tension de grille en régime d'inversion (au dessus de la tension de seuil). Nous avons 
appliqué cette méthode au JLT (Fig. 4). On observe alors deux zones linéaires dans la fonction Y, 
l'une, de pente SY1, correspondant au régime d'accumulation, l'autre, de pente SY2, correspondant au 
régime de désertion (Fig. 4-c). On observe également deux pics sur les courbes dgm/dVgf. Le premier 
pic est localisé au niveau de la tension de seuil (Vth), c'est à dire au passage du régime complètement 
déserté à la conduction en volume, tandis que le second pic est localisé au niveau de la tension de 
bandes plates (Vfb), c'est-à dire à la transition entre conduction en volume et accumulation en surface. 
Ces pics ne sont toutefois discernables que pour les canaux longs, probablement du fait de la 
dégradation de mobilité et du rôle accru des résistances d'accès dans les canaux courts. 
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Figure 4. (a) Caractéristiques de grille 
typique montrant (a) le courant de drain Id, 
(b) la transconductance gm et (c) la fonction 
Y correspondante, mesurées en fonction de 
la tension de grille avant (Vgf) pour un 
transistor JLT planaire de largeur de grille 
WM = 10 μm. La longueur de grille varie de 
250nm à 30 nm. Le dopage de canal visé est 
Nd = 1×1019 cm-3. Les composants sont 
polarisés en régime linéaire (Vd = 50 mV). 
Nous avons comparé la tension de seuil extraite par la fonction Y (Vty) aux valeurs obtenues par 
d'autres méthodes, notamment par extrapolation linéaire des caractéristiques de transfert (Vtext), par le 
maximum de la dérivée de la transconductance (Vtdgm) et en utilisant une densité de courant sous le 
seuil de référence (Vtcc). Pour Vtext l'extrapolation a été faite à la tension de seuil où la 
transconductance est maximale. La tension Vty a quant-à-elle été extraite en régime d'accumulation, le 
régime intermédiaire de désertion partielle n'étant pas toujours aisé à localiser. Enfin, c'est le premier 
pic de dgm/dVgf qui a été utilisé pour extraire Vtdgm, tandis que le courant de référence, normalisé par 
le rapport LM/WM, a été pris égal à 10
-7
 A pour l'extraction de Vtcc. La comparaison de ces différentes 
définitions de la tension de seuil est présentée sur la Fig. 5 pour toute la gamme de longueurs de grille. 
On observe dans tous les cas une décroissance de la tension de seuil à faible longueur de grille. Ce 
"roll-off" est dû aux effets de canal courts. La tension Vtext est la moins informative, parce qu'elle est 
affectée par la dégradation de mobilité, qu'elle est très sensible à la présence de résistance d'accès, et 
enfin parce qu'il est difficile de se positionner dans le bon régime pour l'extrapolation. Les tensions 
Vtdgm et Vtcc fournissent une meilleure évaluation de Vth dans la mesure où, pour Vtdgm, les pics sur la 
dérivée de la transconductance permettent de décorréler de façon assez précise Vth and Vfb. Ces 
techniques sont également moins sensibles à la dégradation de mobilité à faible longueur de canal. 
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Figure 5. Valeurs de la tension de seuil (Vth) 
extraite par différentes techniques en fonction 
de la longueur de grille. L'extraction a été faite 
par la méthode Y en inversion (Vty), par 
extrapolation linéaire de la caractéristique de 
transfert (Vtext), par le maximum de la dérivée 
de la transconductance (Vtdgm) et par référence 
à une densité de courant sous le seuil donnée 
(Vtcc). 
 
La figure 6 montre la variation de la mobilité à faible champ transverse (µ0) et de la mobilité d'effet de 
champ maximum (μfemax) en fonction de la longueur effective de canal (Leff) pour des transistors JLT 
dont le canal a été dopé à 1×1019 cm-3 ou à 2×1019 cm-3. La mobilité faible champ a été extraite à partir 
du carré de la pente de la fonction Y, (dY/dVgf)2, dans la gamme de tensions de grille où la fonction Y 
est linéaire, c'est-à-dire ici en régime d'accumulation grâce à l'expression [10]: 
dox
gf
VC
L
W
dV
dY 


0
2   (1) 
La mobilité à effet de champ a quant à elle été extraite au maximum de grâce à l'équation 2 ci-dessous. 
Sa valeur n'est toutefois fiable que pour les canaux longs. En canal court, elle est artificiellement 
dégradée par la résistance d'accès RSD. 
dox
m
fe VCW
Lg   max_max    (2) 
Les mobilités µ0 et µfemax ne prennent des valeurs similaires qu'en canal long (Figure 6). Elles sont 
toutes deux dégradées lorsque le dopage de canal est plus élevé, ce qui est cohérent avec une 
augmentation des interactions avec les dopants ionisés. De plus, elles montrent toutes les deux une 
dégradation de mobilité à faible longueur de canal. Cette dégradation apparait pour des longueurs de 
grille plus grandes pour µfemax, vraisemblablement, comme nous l'avons dit plus haut, du fait de la 
sensibilité de cette méthode d'extraction à la présence de résistances série. Notons que la valeur de µ0 
extraite en canal long, qui vaut  130 cm2V-1s-1 pour un dopage de 1×1019 cm-3 et  100 cm2V-1s-1 pour 
un dopage 2 fois plus élevé de 2×1019 cm-3, est tout à fait comparable aux valeurs de mobilité 
électronique mesurées dans du silicium massif dopé par Jacoboni et al. dans la même gamme de 
dopages [11]. 
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Figure 6. Evolution avec la longueur de 
grille Leff de la mobilité à faible champ 
transverse (μ0, symboles pleins) et de la 
mobilité d'effet de champ maximum 
(μfemax, symboles vides) extraites pour 
des transistors JLT larges (WM = 10 μm) 
pour deux valeurs du dopage de canal: 
(1×10
19
 cm
-3
 courbes rouges) ou 
(2×10
19
 cm
-3
, courbes bleues) 
 
Nous avons également étudié l'abaissement de barrière source/canal sous l'effet de la tension de drain 
(DIBL) en comparant de ce point de vue des transistors JLT avec des transistors à inversion dans le 
cas de structures étroites dont le canal peut être considéré comme un nanofil (WM = 80 nm i.e. Weff  
20 nm). Le DIBL (noté ) a été obtenu comme le rapport entre la sensibilité du courant de drain aux 
variations de tension de drain (gd_sat) et sa sensibilité aux variations de tension de grille (gm_sat) en un 
point de polarisation donné [12]: 
                     
d
s a tm
d
s a td
g
d
d
d
I
g
I
g
dV
Id
dV
Id __)ln()ln( 

         (3) 
où gd_sat et gm_sat représentent la conductance de sortie et la transconductance en régime de saturation 
du courant. L'équation (3) a l'avantage de définir le DIBL dans tous les régimes de fonctionnement, y 
compris sous le seuil, et de s'affranchir des problèmes d'extraction de Vth [12]. La variation du DIBL 
en fonction de la longueur effective de canal est reportée sur la figure 7-b sur toute la plage de 
fonctionnement du JLT, depuis le régime sous le seuil jusqu'u régime de bandes plates puis 
d'accumulation. Les valeurs obtenues dans un transistor à inversion de même structure sont données 
sur la figure 7-c. Près du seuil, on observe des valeurs similaires pour les deux types de transistors 
(JLT et IM). Pour les canaux longs, le DIBL est légèrement plus faible pour les JLTs mais il se 
dégrade plus vite et les valeurs deviennent similaires pour les canaux les plus courts. Les différences 
les plus significatives apparaissent à fort Vgf. Les valeurs plus élevées obtenues pour les JLT sont 
probablement une conséquence de la présence du canal neutre, qui reste présent et est mal contrôlé par 
la grille, une fois que le régime d'accumulation est atteint (alors que le silicium est entièrement déserté 
sous le canal d'inversion des transistors IM). Cette conduction parasite en volume expliquerait un 
moindre contrôle par la grille et une plus grande sensibilité aux variations de tension de drain dans ce 
régime. 
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Figure 7. (a) Caractéristiques de sortie donnant 
la variation du courant de drain (Id) avec la 
tension de drain Vd pour des transistors JLT 
étroits et courts (Weff  20 nm, Leff  40 nm) 
pour différentes couples de valeurs de Vgf. (b) 
Variation du DIBL des transistors JLT avec la 
longueur effective de canal Leff. (c) Pour 
comparaison, variation du DIBL des transistors 
IM présentant la même structure que les JLT 
précédents. 
Dopage du canal 
La concentration de dopants dans le canal peut être déduite de la densité surfacique de porteurs libres 
(ns_fb) à la tension de bandes plates ( 0.24 V): 
sidfbs tNn _  (4) 
C'est ce qui est fait sur la figure 8.a. On extrait ainsi une valeur de Nd ( 4×1018 cm-3) plus faible que 
la valeur cible qui était de 1×10
19
 cm
-3
.Cependant, cette façon d'extraire le dopage est assez sensible à 
la précision avec laquelle Vfb est extraite. Nous avons donc testé également une autre méthode, qui 
utilise la fonction de Maserjian (YM), définie comme [13, 14]: 
s
sc
scgf
gc
gc
M
V
C
CV
C
C
Y  33 11  (5) 
où Csc et Vs représentent respectivement la capacité du semi-conducteur et le potentiel de surface. La 
fonction YM a l'avantage d'être indépendante de la capacité d'oxyde. Elle ne dépend que des 
caractéristiques du substrat. Le dopage peut être extrait dans le régime de désertion partielle grâce à 
l'équation 6, en utilisant la méthode usuelle qui consiste à tracer 1/C
2
 en fonction de Vg [13]: 
FRENCH ABSTRACT 
143 
Msi
d Yq
N   1  (6) 
où est la permittivité relative du silicium. On obtient ainsi une courbe en fonction de Vgf (Fig. 8-b). La 
valeur de Nd qui représente le dopage de canal correspond au plateau qu'on observe dans cette courbe. 
Les valeurs obtenues ainsi confirment que les valeurs réelles de dopage sont plus faibles que les 
valeurs cibles, d'environ un facteur 2. Ces valeurs de dopage sont tout à fait cohérentes avec les 
valeurs obtenues pour la mobilité faible champ en canal long (Fig. 6) et pour le silicium massif [11]. 
 
Figure 8. (a) Densité surfacique de porteurs libres (ns) en fonction de Vgf.. Le dopage de canal est 
déduit de la valeur ns_fb de la densité surfacique de porteur à la tension de bandes plates ( 0.24 V). (b) 
Variation en fonction de Vgf du dopage apparent extrait par la fonction de Maserjian pour des JLT de 
dopage différent. Le dopage visé valait 1×10
19
 cm
-3
 (courbe rouge) ou 2×10
19
 cm
-3
 (courbe grise). Les 
valeurs de Nd extraites au niveau du plateau valent respectivement  5×1018 cm-3 et  8×1018 cm-3. 
Extraction de paramètres à partir de la capacité grille-canal 
Nous avons également analysé les variations de la capacité grille canal par unité de largeur, Cgc. La 
figure 9-a montre comment Cgc varie avec Vg en fonction de la largeur du JLT. Le paramètre Wtop_eff 
représente la largeur effective du JLT vu de dessus. Il faut lui ajouter deux fois l'épaisseur du film 
pour obtenir la largeur effective utilisé pour la normalisation de Cgc. Lorsque Vg augmente, on observe 
d'abord une augmentation de Cgc, liée à la transition entre le régime entièrement déserté et la 
formation du canal neutre en volume. Cela se traduit par un premier épaulement sur la gauche de la 
courbe. Un second épaulement apparait ensuite à la transition entre le régime de désertion partielle en 
surface et le régime d'accumulation. Ces épaulements se traduisent par des pics sur la dérivée de Cgc. 
Au vu de ce qui a été dit précédemment, ces pics permettent d'extraire les valeurs de Vth et de Vfb 
(Figure 9-b) [15].  
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Figure 9. (a) Variation, en fonction de Vg, de la capacité par unité de largeur de grille (Cgc) pour 
différentes valeurs de la largeur effective vue de dessus (Wtop_eff) et (b) courbes dCgc/dVg 
normalisées en fonction de l'amplitude du second pic. 
Par ailleurs, on constate sur la figure 9-a que le premier épaulement s'atténue lorsque la largeur décroit, 
pour disparaitre complètement dans les JLT les plus étroits (Wtop_eff = 25 nm) - qui peuvent être 
considérés comme des transistors JLT tri-gate à nanofil. Cela traduit le fait que le canal en volume 
joue un rôle relatif de plus en plus faible par rapport au canal d'accumulation en surface au fur et à 
mesure que le canal se rapproche d'un JLT tri-gate. On retrouve cette tendance sur la dérivée. Lorsque 
Wtop_eff décroit, l'amplitude du premier pic décroit par rapport au second (pour faciliter la comparaison, 
ce dernier a été maintenu constant par normalisation de la dérivée), traduisant une décroissance du 
poids relatif de la conduction en volume par rapport à la conduction en surface dans les transistors JLT 
les plus étroits. On constate par ailleurs que la position du premier pic (Vth) se décale légèrement vers 
des valeurs plus élevées lorsque Wtop_eff décroit, tandis que la position du second pic (Vfb) reste 
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inchangée. En effet pour les JLT larges, le transistor se comporte comme un composant planaire 
contrôlé par la grille supérieure. Quand la largeur du canal diminue, une proportion non négligeable 
du canal est également contrôlée par les côtés (grilles latérales). Cet effet est particulièrement visible 
en désertion partielle: dans ce régime la distribution du potentiel est fortement affectée par la présence 
des grilles latérales. C'est au moment de la formation du canal neutre que la différence entre un 
fonctionnement planaire à un fonctionnement tri-gate est la plus visible. C'est ce qui explique la 
sensibilité de Vth à la valeur de Wtop_eff. Nous exploiterons plus loin cette idée pour en déduire une 
méthode d'extraction du dopage et la tension de bandes plates. On observe notamment qu'il n'existe 
plus qu'un seul pic (en pointillés sur la figure 9-b) pour les JLT de type nanofil tri-gate (Wtop_eff = 25 
nm). Ceci traduit le fait que les grilles latérales jouent un rôle primordial pour des largeurs aussi 
faibles. Cette constatation confirme les résultats de Choi et al. qui avaient montré une augmentation 
de Vth lorsqu'on réduit la largeur du canal dans le cas de transistors JLT à grille enrobante (GAA). Ces 
auteurs ont également montré que la tension de seuil des JLT était beaucoup plus sensible aux 
variations de largeur de canal que celle des transistors à inversion. [16] 
 
 
 
 
Figure 10. Mobilité effective ȝeff 
extraite par la technique split CV, à 
partir des mesures de la capacité 
grille-canal et du courant de drain. 
Variation en fonction de la tension 
de grille Vg-Vth (référencée par 
rapport à la tension de seuil) pour 
différentes valeurs de la largeur de 
canal. Pour cette extraction, les 
composants sont polarisés en 
régime linéaire (Vd = 50 mV). 
 
La mesure de la capacité de grille-canal permet d'extraire la mobilité effective par la méthode split CV, 
ainsi que sa variation en fonction de la tension de grille. La figure 10 montre les courbes obtenues 
pour différentes des composants de largeur différente. Les JLT très étroits (Wtop_eff = 25nm) se 
comportent très différemment des JLT plus larges (Wtop_eff entre 175nm et 975nm). Ceci est dû à l'effet 
des grilles latérales qui modifie profondément la distribution des charges mobiles par rapport à un 
composant planaire, notamment dans les régimes de tension intermédiaires entre désertion totale et 
accumulation. C'est cette modification de la charge qui se traduit par une variation apparente de la 
mobilité effective - dans une zone de polarisation où le canal d'accumulation n'est pas encore 
complètement formé. Il s'agit du même type d'artefact qui fait que la valeur de µeff extraite près du 
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seuil est sous-estimée dans les transistors à inversion. Le rôle des grilles latérales a été confirmé grâce 
à des simulations numériques 2D. Nous avons vérifié que les courbes Cgc(Vg) et dCgc/dVg(Vg) 
normalisées déduites de la simulation présentaient les mêmes caractéristiques que les courbes 
expérimentales montrées ci-dessus. 
 
Caractérisation électrique des transistors JLT à basse température 
Nous avons mesuré les caractéristiques de transfert en Id(Vg) de transistors JLT respectivement courts 
et longs (i. e. de longueurs de grille respectives Leff = 20 nm et L = 1 μm) pour des températures 
variant de 80 K à 350 K (voir les figures 11-a et 11-c).  
 
Figure 11. Drain current Id of JLT devices measured as a function of Vg with temperature varying in 
the range of 80 K to 350 K, together with the corresponding transconductance gm (gray) and deriva-
tive of transconductance dgm/dVg (red). Gate width is W = 10 μm and targeted doping level 
Nd = 1019 cm−3. Devices are biased in the linear regime of operation with Vd = 20 mV. 
Ce n'est que pour les dispositifs à canal long que ces caractéristiques se coupent en un même point, 
appelé ZTC (zero temperature coefficient) [17], pour lequel les dépendances en température de la 
mobilité et de la tension de seuil se compensent (Figure 11-c). On ne retrouve pas ce fonctionnement 
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en canal court. De fait, pour les canaux longs, la mobilité et la tension de seuil augmentent toutes les 
deux lorsque la température décroît, tandis qu'elles varient en sens inverse (la mobilité augmente mais 
la tension de seuil diminue) pour les canaux courts. 
La figure 12-a montre la dépendance en température de Vth et de Vfb pour des transistors JLT longs 
(L = 1 μm). Pour déterminer Vth et Vfb, nous avons utilisé la position des pics dans la courbe dgm/dVg 
(Figure 11-d). La tension de seuil du JLT peut être calculée en faisant l'approximation d'une transition 
abrupte entre zone désertée et zone neutre, dans une géométrie planaire valable pour les transistors 
larges. Elle s'exprime comme [8, 18]: 
ox
sid
si
sid
fbth
C
tNqtNq
VV
 2 2  (7) 
où q, Nd, εsi et Cox représentent respectivement la charge électronique, la concentration de dopants 
dans le canal, la permittivité du silicium et la capacité d'oxyde par unité de surface. D'après l'équation 
7, la variation en température de la tension de seuil (dVth/dT) devrait être la même que celle de la 
tension de bandes plates (dVfb/dT). En effet, dans l'expression de Vth donnée par l'équation 7, Vfb est le 
seul terme qui dépend de la température. C'est effectivement ce que l'on constate sur la figure 12-a qui 
montre qu'il n'y a pas de différence notable entre els variations en température de Vth et Vfb.  
 
Figure 12. (a) Dépendance en température de Vfb (en rouge) et de Vth (en noir) pour un JLT long 
(L = 1 ȝm). Les valeurs de Vth et de Vfb ont été extraites à partir de la position des pics dans la courbe 
dgm/dVg, comme indiqué sur la figure 11-d. (b) dépendance en température de Vth obtenue pour un 
transistor à inversion de même structure et de même longueur (L = 1 ȝm). 
La variation en température de la mobilité est montrée sur la figure 13 pour les JLT (figures 13-a et 
13-b, correspondant à deux dopages différents) et pour le transistor à inversion de même structure 
(figure 13-c). Pour les canaux longs, la mobilité faible champ augmente à basse température et ce quel 
que soit le type de composant. Elle suit donc la tendance très généralement observée qui correspond à 
une mobilité limitée par l'interaction avec les phonons acoustiques, qui augmente donc du fait du gel 
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des phonons à basse température. Toutefois, cette amélioration de mobilité à basse température est 
beaucoup plus limitée dans les JLT (|dμ0/dT| plus faible) que dans les transistors IM. Ceci est dû au 
poids accru de l'interaction avec les impuretés ionisées dans les JLT, du fait de leur fort dopage de 
canal. Le rôle de l'interaction avec les impuretés ionisées est confirmé par le fait que l'augmentation 
du dopage de canal (Nd = 2×1019 cm−3) se traduit par une diminution de |dμ0/dT|, comme on peut le 
vérifier sur la figure 13-b. 
 
 
 
Figure 13. Dépendance en température de la 
mobilité faible champ (µ0) pour des transistors 
JLT et IM de longueur de canal variable (de 1 µm 
à 20 nm). Les valeurs de extraites 
expérimentalement sont bien ajustées pat un 
modèle empirique qui combine les contributions 
des différents mécanismes d'interaction − 
interaction avec les phonons, interaction 
Coulombienne avec les dopants et défauts 
chargés et interaction avec les défauts neutres −  
grâce à une loi de Matthiessen.  
 
Pour les canaux courts, on constate que la mobilité faible champ décroît légèrement dans les JLT 
lorsque la température décroît, alors qu'elle augmente toujours (moins que pour les canaux longs 
malgré tout) dans les transistors IM. Ceci laisse penser qu'il existe près des contacts de source et de 
drain des mécanismes d'interaction supplémentaires dont l'effet ne se manifeste clairement que dans 
les transistors courts [19-21]. Compte tenu de leur effet sur la variation en température de la mobilité, 
ces interactions additionnelles semblent être relativement peu influencées par la température. 
L'analyse peut être approfondie en ajustant les résultats expérimentaux de la figure 13 sur un modèle 
empirique de la mobilité faible champ qui consiste à combiner grâce à la loi de Matthiessen les 
contributions des différents types d'interaction susceptibles d'intervenir. Dans le cas présents, 
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l'ajustement nécessite de prendre ne compte trois contributions [19]: 
neu
cph
T
T
 1300
1
300
11
0
  (8) 
où μph, μc et μneu représentent les contributions respectives à température ambiante des interactions 
avec les phonons, des interactions Coulombiennes avec les dopants ionisés et défauts chargés et des 
interactions avec les défauts neutres.  
Pour les transistors IM longs, on obtient un ajustement satisfaisant en ne conservant que les 
interactions avec les phonons. Il faut rajouter les interactions avec les défauts neutres et dans une 
moindre mesure les interactions Coulombiennes pour les JLTs. Ces dernières sont toutes deux 
renforcées lorsque le dopage est plus élevé (Nd = 2×1019 cm−3). Ceci est cohérent dans la mesure où 
une augmentation du dopage est en principe associée à une augmentation des défauts induits par le 
processus d'implantation [20]. Pour les transistors courts, le comportement de µ0 en température est 
déterminé par les interactions avec les défauts chargés et neutres pour les JLTs et par les seuls défauts 
neutres pour les transistors IM. On retrouve un comportement déjà observé dans de nombreux 
transistors d'architectures différentes. Il a été attribué à la présence de défauts d'implantation près des 
S/D. On se trouve dans une situation similaire ici, même pour les JLT. De fait, bien qu'il ne soit en 
principe pas indispensable d'implanter les S/D dans un transistor JLT, une implantation 
supplémentaire, de même type que le canal, a été utilisée pour réduire les résistances d'accès et 
améliorer les performances des transistors JLT testés ici. Cette implantation peut donc être à l'origine 
d'une concentration accrue de défauts chargés et neutres près des S/D des JLTs.  
La figure 14 montre la dépendance en température de la pente sous le seuil, S = dVg/d[log(Id)]), 
extraite pour des transistors JLT et IM. Leur longueur de grille varie de 240nm à 40nm. Pour les 
canaux longs, les valeurs de S extraites pour les JLT les moins dopés (Nd = 1019 cm−3) sont 
comparables à celles des transistors IM, et proches de la valeur idéale (kT/q)ln10. Pour les longueurs 
de grille intermédiaires, les transistors JLT ont une pente sous le seuil légèrement supérieure à celle 
des transistors IM. Ceci peut être dû à un contrôle de grille légèrement dégradé par leur épaisseur 
équivalente d'oxyde plus importante [8]. Toutefois, pour les grilles les plus courtes, la pente sous le 
seuil des transistors IM augmente très fortement, phénomène qui n'est pas observé pour les JLT. Ces 
derniers se révèlent beaucoup plus robustes vis à vis des effets de canal court, avec une meilleure 
immunité contre l'influence électrostatique des contacts de source et de drain dans le régime sous le 
seuil. Ceci constitue certainement l'un de leurs points forts vis à vis des transistors à inversion. 
 
FRENCH ABSTRACT 
150 
 
 
 
 
Figure 14. Dépendance en température de la 
pente sous le seuil S pour des transistors JLT de 
dopages différents et pour les transistors IM à 
canal non dopé. Les résultats sont donnés pour 4 
longueurs de grille de 240nm à 40nm. Les 
transistors sont polarisés en régime linéaire avec 
Vd = 20 mV. 
 
Caractérisation du bruit basse fréquence dans les transistors sans jonctions 
Ces mesures ont été effectuées sur une autre série de transistors JLT qui ont donc préalablement été 
caractérisés en statique de façon à localiser les différents régimes de fonctionnement.  
Ainsi que le montre la figure 15-b, on retrouve les deux pics caractéristiques du JLT sur la courbe 
dgm/dVg [15] alors qu'on n'observe bien qu'un seul pic pour les transistors IM (Fig. 15-c). Ainsi que 
nous l'avons expliqué plus haut, le pic de gauche permet d'extraire la tension de seuil (Vth), qui 
correspond à l'apparition à la conduction en volume, à la transition entre désertion complète et 
désertion en surface, tandis que le pic de droite permet d'extraire la tension de bandes plates (Vfb) qui 
correspond à l'apparition du canal d'accumulation [15]. La ligne en pointillé permet de suivre la 
position de Vfb à travers les figures 15-a et 15-b. On peut ainsi repérer la gamme de tension de grille, à 
gauche de cette ligne, où le courant circule dans le canal neutre, en volume ainsi que la gamme de 
courant de drain correspondante. 
La figure 16-a montre la variation en fréquence de la densité spectrale de bruit (PSD) mesurée pour un 
même niveau de courant de drain (≈ 1.7 × 10−4 A) dans les transistors JLT et IM. Dans les deux cas, 
on observe une dépendance classique, en 1/f.  
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Figure 15. (a) Caractéristiques de transfert montrant la variation du courant de drain Id avec Vg dans 
un JLT planaire (W=10µm) pour deux longueurs de grille. (b) Variation de la transconductance gm 
(courbes grises) et de sa dérivée dgm/dVg (courbes bleues) pour le même composant. (c) pour 
comparaison, résultats obtenus pour un transistor IM de même structure, avec les caractéristiques de 
transfert en insert. Dans tous les cas, les composants sont polarisés en régime linéaire, avec Vd = 50 
mV. 
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Figure 16. (a) Densités spectrales de puissance (PSD) du bruit en courant mesurées pour un même 
courant Id≈1.7 × 10−4 A en régime linéaire (Vd = 50 mV) pour les transistors JLT et IM. (b) Variation 
de la PSD normalisée du bruit en courant (SId/Id
2
) à 1 kHz, en fonction de Id, pour les JLTs (symboles). 
Les courbes vertes montrent l'ajustement obtenu avec l'équation 9. En insert: variation du coefficient 
d'atténuation d'ordre 1 de la mobilité (θe) en fonction du gain en conductance (ȕ) qui permet d'extraire 
les résistances d'accès. (c) Variation de SId/Id
2
 en fonction de Id pour les transistors IM. En insert: 
variation de (SVg/SVfb)
1/2
 en fonction de Id/gm , qui permet d'extraire le coefficient de Coulomb .  
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Rappelons qu'il existe deux modèles principaux pour expliquer l'origine du bruit basse fréquence. 
Dans l'un d'eux, le bruit basse fréquence trouve son origine dans des fluctuations du nombre de 
porteurs, corrélées à des fluctuations de mobilité. Ces fluctuations corrélées s'expliquent par le 
piégeage / dépiégeage des porteurs libres par des pièges lents présents dans le diélectrique de grille, 
avec une variation corrélée de l'interaction Coulombiennes à distance avec les charges 
correspondantes. Les fluctuations de la charge dans le diélectrique de grille sont associées à des 
fluctuations de la tension de bandes plates Vfb. Dans ce modèle la densité spectrale de bruit normalisée 
du courant de drain s'exprime sous la forme [22, 23]: 
fb
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mdoxeff
d
I S
I
ggIC
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S 22
2 )/1(    (9) 
où  est le coefficient d'interaction de Coulomb, µeff est la mobilité effective, Cox est la capacité 
d'oxyde par unité de surface et SVfb est la PSD de la tension de bandes plates. L'autre modèle, proposé 
par Hooge, suppose uniquement des fluctuations de mobilité. Dans ce cas, varie SId/Id2 en 1/Id. En 
général, on observe de façon assez générale que le modèle de Hooge convient pour les composants où 
la conduction se fait en volume, tandis que les fluctuations du nombre de porteurs expliqent mieux le 
bruit basse fréquence des composants où la conduction se fait le long d'une interface. 
Pour déterminer l'origine du bruit basse fréquence dans les JLT, nous avons donc également reporté 
sur la figure 16-b la densité spectrale de puissance normalisée du courant de drain (SId/Id2) en fonction 
du courant de drain, pour les transistors JLT sur la figure 16-b et pour les transistors IM sur la figure 
16-c. Les figures 16-b et 16-c montrent que, dans le cas présent, la PSD normalisée du bruit en 
courant varie en réalité de façon assez similaire dans les JLT et dans les transistors IM. Elle tend 
notamment à saturer à fréquence basse. Les courbes vertes qui correspondent à un ajustement selon 
l'équation 9 (avec prise en compte du bruit lié aux résistances d'accès et de la corrélation avec les 
fluctuations de mobilité) montre que le modèle de fluctuation du nombre de porteurs est mieux adapté 
non seulement pour les transistors IM (Fig. 16-c), ce qui était attendu, mais également pour les JLT 
(Fig. 16-b) alors même qu'on est dans un régime de polarisation où la conduction a bien lieu en 
volume (se référer à la Fig. 15-b qui montre que le courant de drain pour lequel est mesuré le bruit 
correspond bien à une tension de grille inférieure à la tension de bandes plates). 
Nous pensons que ce résultat peut s'expliquer en remarquant que la zone désertée en surface ne 
constitue pas un gros obstacle vis à vis de la capture ou de l'émission de porteurs libres par des pièges 
dans le diélectrique de grille. Même dans les transistors à conduction en surface, le piégeage se fait 
par un mécanisme d'effet tunnel entre des états délocalisés dans le canal et des états localisés situés à 
une certaine profondeur dans le diélectrique. La transition entre la zone désertée en surface et le canal 
neutre en volume est par ailleurs loin d'être abrupte à température ambiante. Par conséquent, même en 
dessous la tension de bandes plates, c'est-à-dire dans une zone ou le canal est séparé du diélectrique de 
grille par une zone désertée, il y a une forte probabilité que des porteurs libres du canal puissent être 
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capturés par des pièges présents dans le diélectrique de grille que ce soit par une diffusion vers 
l'interface suivie d'une capture par effet tunnel ou par effet tunnel direct à travers la zone désertée et la 
barrière diélectrique (voir le schéma de la figure 17-b). Des processus équivalents sont mis en jeu 
pour le processus inverse d'émission depuis un piège vers le canal. 
 
Figure 17. (a) Densité d'états d'interface extraite pour des transistors JLT et IM pour deux longueurs 
de grille. (b) Schéma illustrant le mécanisme qui conduit à observer un bruit basse fréquence lié à des 
fluctuations du nombre de porteurs dans les transistors JLT, y compris en dessous de la tension de 
bandes plates, dans un régime où le transistor conduit en volume. 
 
Développement de nouvelles méthodologies d'extraction de paramètres 
pour les transistors sans jonctions.  
Nous avons tout d'abord développé une nouvelle méthodologie d'extraction de la tension de bandes 
plates (Vfb) et du dopage de canal (Nd) pour les transistors JLT tri-gate. 
La nouvelle méthode se base sur une analyse de la variation du courant de drain en régime linéaire 
avec la largeur de canal. Comme le montre la figure 18, cette dépendance s'analyse différemment 
selon qu'on est en régime de conduction en volume (désertion du canal sous l'interface supérieure et le 
long des côtés) ou en régime d'accumulation (accumulation sur les trois faces du canal). Les 
dimensions extraites doivent converger vers la même valeur à la tension de bandes plates. La 
continuité entre les deux régimes au niveau de la tension de bandes plates permet de trouver une 
relation entre la largeur effective du canal en accumulation et la largeur effective en désertion partielle. 
Connaissant l'épaisseur du film de silicium, cette relation de continuité permet d'extraire les valeurs de 
Vfb et de Nd. 
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Figure 18. Schéma expliquant le principe sur lequel se fonde notre nouvelle méthode d'extraction de 
Vfb et de Nd dans les transistors JLT tri-gate. Lorsque le transistor est polarisé en bandes plates, les 
paramètres W'eff et teff extraits en régime de conduction en volume doivent être égaux aux paramètres 
Wtop_eff extrait en accumulation et tsi supposé connu. 
Dans le cas considéré, on trouve Vfb ≈ 0.61 V et Nd ≈ 4×1018 cm-3. Ces valeurs sont tout à fait 
cohérentes avec les valeurs extraites précédemment. La nouvelle méthode est particulièrement 
adaptée pour les composants tri-gate pour lesquels les techniques usuelles ne permettent pas 
d'identifier Vfb de façon fiable (voir plus haut). Nous avons également vérifié la validité de la méthode 
grâce à une simulation numérique bidimensionnelle du contrôle de la charge. Enfin, nous avons 
constaté que la composante du courant associée aux bords latéraux du canal décroît de façon abrupte 
lorsque la tension de grille approche la tension de bandes plates. Cette caractéristique peut également 
être utilisée pour extraire Vfb dans les JLT. 
Nous avons également proposé une autre méthode pour extraire cette fois la mobilité de volume (ȝbulk) 
et la tension de bandes plates (Vfb). Nous nous appuyons cette fois-ci sur le fait que, dans le régime de 
désertion partielle (Vth < Vg < Vfb), le carré de l'inverse de la transconductance (1/gm
2
) est une fonction 
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linéaire de la tension de grille. Là encore, nous avons vérifié la validité de la méthode d'extraction par 
simulation numérique. La fonction ainsi définie est une sorte d'équivalent, pour gm, de la fonction de 
Maserjian dont la pente permet d'extraire ȝbulk et dont l'abscisse à l'origine fournit Vfb (voir Figure 19).  
 
Figure 19. Variation en fonction de la tension de grille de la fonction 1/gm(Vg)
2
 calculée comme 
l'inverse du carré de la transconductance. Dans un JLT, cette fonction varie linéairement dans la zone 
de désertion partielle. Dans cette zone, sa pente permet d'extraire la mobilité en volume selon 
l'équation indiquée, tandis que l'abscisse à l'origine donne la tension de bandes plates. 
 
Conclusions 
Dans ce manuscrit de thèse, nous présentons une étude expérimentale approfondie des performances 
et des caractéristiques électriques des transistors sans jonctions (JLT). Les caractéristiques courant-
tension I-V et capacité-tension C-V ont été analysées dans une large gamme de température (de 80K à 
350K) en corrélation avec les différents régimes de fonctionnement de ce type de composants. Nous 
avons également étudié l'origine du bruit basse fréquence dans les JLT. Toutes ces études ont été 
menées en parallèle sur des transistors JLT et sur des transistors de référence fonctionnant en 
inversion (IM), fabriqués de la même façon que les JLT et qui n'en diffèrent que par leur dopage de 
canal. Pour mener à bien ce travail, nous avons effectué une comparaison critique des différentes 
méthodologies d'extraction de paramètres utilisées pour les transistors MOS de façon à analyser la 
façon dont elles peuvent éventuellement s'adapter aux JLT et leurs limitations. Nous avons en outre 
développé de nouvelles méthodes d'extraction, adaptées au JLT, pour extraire les paramètres 
spécifiques à ce composant et notamment la tension de bandes plates, le dopage de canal et la mobilité 
en volume. La validité de ces méthodes a été validée par simulation numérique. 
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문제는 여전히 뾰ۥ한 답이 ،؂ 답답ऱ고 이래ۊ래 고민만 많ܤ만, ؂디에 있든 ϩ슨 
선ࡩ을 ऱ든 계ԫ 고민해 나갈 수 있는 Ζ음의 여유를 만들었으면 좋저고, 새로운 것을 
배ٞ고 새로운 것을 만들؂ 내는 희열에 대한 기؃을 ڢܤ 말아야ܤ ऱ는 다짐을 해 봅
니다. ܤ도 교수님묵 나노Ԫڪ 연구실 그리고 ल교라는 울타리를 떠나야 한다는 생각에 
ۤ금 두렵기도 ऱܤ만 동չ에 설레기도 ष니다. 이제 다չ 새로운 չګڤ니다. 
2002년 가을 전ڪ기ल 수؋ 때부터 ܤ금까ܤ, 10년이 넘은 김규ࡨ 교수님묵의 인연은 
큰 ू운이었습니다. 묵ल묵 연구에 대한 순수한 열정을 스스로 키울 수 있도͑ 만들؂ 
주신 교수님의 아낌،는 배̓와 많은 ܤ원들에 다չ 한번 진심으로 감사 드립니다. ɝ 
나은 대ल의 ϐ습을 위해 교수님께서 준비ऱչ고 원ऱչ는 일들 꼭 이루չ길 З라고, ۊ
도 그 일들에 ۤ금이라도 보탬이 될 수 있도͑ 고민ऱ고 노̈́ऱ면서 살아가도͑ ऱ저습
니다. 
프랑스와의 공동ल위 묵정을 ϩ사히 Ζ칠 수 있었던 것은 그르노블 IMEP-LAHC 연구
Ԫ에 Gerard Ghibaudo, Mireille Mouis, Laurent Montes И사님들 ɞ분ڤ니다. 
특히, Ghibaudo И사님의 연구에 대한 열정묵 인간ۋ인 ϐ습은 오래 기؃에 남을 것 
같습니다. ˫한, 낯선 프랑스에서의 생활은 여러 친구들의 (ܤ훈, 성재, 재պ, Xavier, 
Martine, Isil, Tapas, Bruno, Aline, Pierre, Ronan, Remy, Chuan-Lun) 도움 
ɞ분에 잘 ۋ응ऱ면서 ܤ낼 수 있었습니다. Thank you so much for your helps, 
support and the sincere friendship, I will never forget. 
И사ल위심사를 흔쾌히 응해주신 И종ࡨ, 장문규, И정호, 이재성 교수님께도 감사 드립
니다. 심사위원 교수님들의 세세한 ۤ언 ɞ분에, 보다 깊이 있고 짜ڣ새 있는 ल위논문
을 ګ성할 수 있었습니다. 
 
연구실 ڤल 동기이ڪ 이번에 함께 ल위를 Ζ치게 된 아내 Ԫ정이 에게도 감사의 말을 
전ष니다. 공부ऱ고 연구할 때뿐만 아니라 생활ऱ면서도 항상 든든한 힘이 되؂줘서 고
맙고, 많이 부ۥ한데도 늘 믿고 응원해 줘서 고Ζ워. 앞으로 내가 ɝ 잘 할게. 
ˬˬऱ고 재ȱ 많고, 각ڪ의 ϑ표를 향해서 ϪϪ히 열심히 생활ऱ고 있는 연구실 후배들 
에게도 (윤정, 민규, 준홍, 유나, 재성, 민주, 만중, 준언, 웅연, 민열, 준희, 명성, 해민, 
종ϑ, 호균, 인엽, 현정, 영선, 병철, 용인) 진심으로 감사ष니다. 너희들 도움이 있؂서 
논문준비, ल위 심사 ϩ사히 Ζ칠 수 있었؂. 정말 고맙고, 다들 원ऱ는 ϑ표들 잘 이루
길 З랄게. 나노Ԫڪ 연구실 화이팅! 산ल묵정으로 오셔서 ल문에 열정을 불ࡨٞ고 있
는 분들께도 (상ٟ이형, 용희형, 상진, 병수) 감사의 말씀을 드립니다. 때로는 풀 타ڣ 
ल생들 보다 ɝ 열심히 연구 ऱչ는 ϐ습에 많이 배웠고, ल교에서는 접ऱ기 ؂̓운 여
러 가ܤ 도움이 되는 정보와 ۤ언들 고Ζ웠습니다. 그리고 ू정처리 똑련 여러 가ܤ 많
은 도움을 주셨던 이성희, 강혜영 선생님께도 감사 드립니다. 
ΖܤΗ으로, Ȳ은 나이까ܤ 공부ऱ는 동안 아들로서 사위로서 잘 해드리ܤ 못한 부분이 
많은 데도, 항상 믿؂ 주չ고 격̓해 주չ는 부ϐ님묵 장인؂른, 장ϐ님께 진심으로 감
사 드립니다. 늘 건강ऱչ고, 사랑ष니다. 
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